

### KSZ8051MLL

# 10Base-T/100Base-TX Physical Layer Transceiver

#### Data Sheet Rev. 1.0

### **General Description**

The KSZ8051MLL is a single-supply 10Base-T/100Base-TX Ethernet physical layer transceiver for transmission and reception of data over standard CAT-5 unshielded twisted pair (UTP) cable.

The KSZ8051MLL is a highly-integrated, compact solution. It reduces board cost and simplifies board layout by using on-chip termination resistors for the differential pairs and by integrating a low-noise regulator to supply the 1.2V core.

The KSZ8051MLL offers the Media Independent Interface (MII) for direct connection with MII-compliant Ethernet MAC processors and switches.

The KSZ8051MLL provides diagnostic features to facilitate system bring-up and debugging in production testing and in product deployment. Parametric NAND tree support enables fault detection between KSZ8051MLL I/Os and board. Micrel LinkMD® TDR-based cable diagnostics permit identification of faulty copper cabling. Remote and local loopback functions provide verification of analog and digital data paths.


The KSZ8051MLL is available in the 48-pin, lead-free LQFP package (See *Ordering Information*).

Data sheets and support documentation can be found on Micrel's web site at <a href="https://www.micrel.com">www.micrel.com</a>.

#### **Features**

- Single-chip 10Base-T/100Base-TX IEEE 802.3 compliant Ethernet Transceiver
- MII Interface support
- Back-to-Back mode support for 100Mbps copper repeater or media converter
- MDC/MDIO Management Interface for PHY register configuration
- Programmable interrupt output
- LED outputs for link, activity and speed status indication
- On-chip termination resistors for the differential pairs
- Baseline Wander Correction
- HP Auto MDI/MDI-X for reliable detection and correction for straight-through and crossover cables with disable and enable option
- Auto-negotiation to automatically select the highest link up speed (10/100 Mbps) and duplex (half/full)
- · Power-down and power-saving modes
- LinkMD® TDR-based cable diagnostics for identification of faulty copper cabling
- Parametric NAND Tree support for fault detection between chip I/Os and board.
- · Loopback modes for diagnostics
- Single 3.3V power supply with VDD I/O options for 1.8V, 2.5V, or 3.3V
- Built-in 1.2V regulator for core
- Available in 48-pin (7mm x 7mm) LQFP package

### **Functional Diagram**



LinkMD is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • <a href="http://www.micrel.com">http://www.micrel.com</a>

July 2010 M9999-071210-1.0

### **Applications**

- Game Console
- IP Phone
- IP Set-top Box
- IP TV
- LOM
- Printer

### **Ordering Information**

Part Number	Temperature Range	Package	Lead Finish	Description
KSZ8051MLL	0°C to +70°C	48-Pin LQFP	Pb-Free	MII, Commercial Temperature
KSZ8051MLLI (1)	-40°C to +85°C	48-Pin LQFP	Pb-Free	MII, Industrial Temperature

#### Note:

1. Contact factory for lead time.

## **Revision History**

Revision	Date	Summary of Changes	
1.0	6/22/10	Data sheet created.	

### **Contents**

General Description	1
Features	1
Functional Diagram	1
Applications	2
Ordering Information	2
Revision History	3
Contents	4
List of Figures	6
List of Tables	
Pin Configuration – KSZ8051MLL	8
Pin Description – KSZ8051MLL	9
Pin Description – KSZ8051MLL (Continued)	
Pin Description – KSZ8051MLL (Continued)	11
Pin Description – KSZ8051MLL (Continued)	
Strapping Options – KSZ8051MLL	
Functional Description: 10Base-T/100Base-TX Transceiver	14
100Base-TX Transmit	
100Base-TX Receive	
10Base-T Transmit	
10Base-T Receive	
Scrambler/De-Scrambler (100Base-TX Only)	
SQE and Jabber Function (10Base-T Only)	
PLL Clock Synthesizer	
Auto-Negotiation	
MII Data Interface	
MII Signal Definition	
Transmit Clock (TXC)	
Transmit Enable (TXEN)	
Transmit Data [3:0] (TXD[3:0])	
Receive Clock (RXC)	
Receive Data Valid (RXDV)	
Receive Data[3:0] (RXD[3:0])	
Receive Error (RXER)	
Carrier Sense (CRS)	
Collision (COL)	
MII Signal Diagram	
Back-to-Back Mode – 100Mbps Copper Repeater / Media Converter	
MII Back-to-Back Mode (KSZ8051MLL only)	
MII Management (MIIM) Interface	
nterrupt (INTRP)	20

HP Auto MDI/MDI-X	21
Straight Cable	21
Crossover Cable	22
LinkMD <sup>®</sup> Cable Diagnostics	22
NAND Tree Support	23
NAND Tree I/O Testing	24
Power Management	25
Power Saving Mode	25
Energy Detect Power-Down Mode	25
Power-Down Mode	25
Slow Oscillator Mode	25
Reference Circuit for Power and Ground Connections	26
Register Map	
Register Description	
Register Description (Continued)	
Register Description (Continued)	29
Register Description (Continued)	
Register Description (Continued)	35
Register Description (Continued)	
Absolute Maximum Ratings <sup>(1)</sup>	
Operating Ratings <sup>(2)</sup>	
Electrical Characteristics <sup>(3)</sup>	
Electrical Characteristics <sup>(3)</sup> (Continued)	
Timing Diagrams	
MII SQE Timing (10Base-T)	
MII Transmit Timing (10Base-T)	
MII Receive Timing (10Base-T)	
MII Transmit Timing (100Base-TX)	
MII Receive Timing (100Base-TX)	
Auto-Negotiation Timing	
MDC/MDIO Timing	
Reset Timing	
Reset Circuit	
Reference Circuits for LED Strapping Pins	
Magnetics Specification	
Reference Clock – Connection and Selection	
Package Information	51


## **List of Figures**

Figure 1. Auto	o-Negotiation Flow Chart	16
Figure 2. KSZ	Z8051MLL MII Interface	. 18
Figure 3. KSZ	Z8051MLL and KSZ8041FTL Back-to-Back Media Converter	19
	ical Straight Cable Connection	
	ical Crossover Cable Connection	
Figure 6. KSZ	Z8051MLL Power and Ground Connections	26
Figure 7. MII S	SQE Timing (10Base-T)	39
Figure 8. MII	Transmit Timing (10Base-T)	40
	Receive Timing (10Base-T)	
	I Transmit Timing (100Base-TX)	
	I Receive Timing (100Base-TX)	
	to-Negotiation Fast Link Pulse (FLP) Timing	
	DC/MDIO Timing	
	set Timing	
Figure 15. Re	commended Reset Circuit	47
	commended Reset Circuit for interfacing with CPU/FPGA Reset Output	
•	ference Circuits for LED Strapping Pins	48
Figure 18. 251	MHz Crystal / Oscillator Reference Clock Connection	50

### **List of Tables**

Table 1. MII Signal Definition	17
Table 2. MII Signal Connection for MII Back-to-Back Mode (100Base-TX Copper Repeater)	19
Table 3. MII Management Frame Format – for KSZ8051MLL	
Table 4. MDI/MDI-X Pin Definition	21
Table 5. NAND Tree Test Pin Order – for KSZ8051MLL	23
Table 6. KSZ8051MLL Power Pin Description	26
Table 7. MII SQE Timing (10Base-T) Parameters	
Table 8. MII Transmit Timing (10Base-T) Parameters	
Table 9. MII Receive Timing (10Base-T) Parameters	41
Table 10. MII Transmit Timing (100Base-TX) Parameters	42
Table 11. MII Receive Timing (100Base-TX) Parameters	
Table 12. Auto-Negotiation Fast Link Pulse (FLP) Timing Parameters	44
Table 13. MDC/MDIO Timing Parameters	45
Table 14. Reset Timing Parameters	46
Table 15. Magnetics Selection Criteria	49
Table 16. Qualified Single Port 10/100 Magnetics	49
Table 17. 25MHz Crystal / Reference Clock Selection Criteria	50

### Pin Configuration - KSZ8051MLL



48-Pin (7mm x 7mm) LQFP

## Pin Description - KSZ8051MLL

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function	
1	GND	Gnd	Ground	
2	GND	Gnd	Ground	
3	GND	Gnd	Ground	
4	VDD_1.2	Р	1.2V core V <sub>DD</sub> (power supplied by KSZ8051MLL)	
			Decouple with 2.2uF and 0.1uF capacitors to ground, and join with pin 31 by power trace or plane.	
5	NC	-	No connect	
6	NC	-	No connect	
7	VDDA_3.3	Р	3.3V analog V <sub>DD</sub>	
8	NC	-	No connect	
9	RXM	I/O	Physical receive or transmit signal (- differential)	
10	RXP	I/O	Physical receive or transmit signal (+ differential)	
11	TXM	I/O	Physical transmit or receive signal (- differential)	
12	TXP	I/O	Physical transmit or receive signal (+ differential)	
13	GND	Gnd	Ground	
14	хо	0	Crystal feedback – for 25 MHz crystal	
			This pin is a no connect if oscillator or external clock source is used.	
15	ΧI	1	Crystal / Oscillator / External Clock Input	
			25MHz +/-50ppm	
16	REXT	1	Set PHY transmit output current	
			Connect a $6.49K\Omega$ resistor to ground on this pin.	
17	GND	Gnd	Ground	
18	MDIO	I/O	Management Interface (MII) Data I/O	
			This pin has a weak pull-up, is open-drain like, and requires an external 1.0K $\Omega$ pull-up resistor.	
19	MDC	1	Management Interface (MII) Clock Input	
			This clock pin is synchronous to the MDIO data pin.	
20	RXD3 /	Ipu/O	MII Mode: MII Receive Data Output[3] <sup>(2)</sup> /	
	PHYAD0		Config Mode: The pull-up/pull-down value is latched as PHYADDR[0] at the de-assertion of reset. See <i>Strapping Options</i> section for details.	
21	RXD2 /	Ipd/O	MII Mode: MII Receive Data Output[2] <sup>(2)</sup> /	
	PHYAD1		Config Mode: The pull-up/pull-down value is latched as PHYADDR[1] at the de-assertion of reset. See <i>Strapping Options</i> section for details.	
22	RXD1 /	lpd/O	MII Mode: MII Receive Data Output[1] <sup>(2)</sup> /	
	PHYAD2		Config Mode: The pull-up/pull-down value is latched as PHYADDR[2] at the de-assertion of reset. See <i>Strapping Options</i> section for details.	
23	RXD0 /	lpu/O	MII Mode: MII Receive Data Output[0] <sup>(2)</sup> /	
	DUPLEX		Config Mode: The pull-up/pull-down value is latched as DUPLEX at the de-assertion of reset. See <i>Strapping Options</i> section for details.	
24	GND	Gnd	Ground	
25	VDDIO	Р	3.3V, 2.5V or 1.8V digital V <sub>DD</sub>	

## Pin Description – KSZ8051MLL (Continued)

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function		
26	NC	-	No connect		
27	RXDV /	lpd/O	MII Mode:	MII Receive Data Valid Output /	
21	CONFIG2	ipu/O	Config Mode:	The pull-up/pull-down value is latched as CONFIG2 at the	
	CONTIGE		Corning Mode.	de-assertion of reset. See <i>Strapping Options</i> section for details.	
28	RXC /	lpd/O	MII Mode:	MII Receive Clock Output	
	B-CAST_OFF		Config Mode:	The pull-up/pull-down value is latched as B-CAST_OFF at the de-assertion of reset. See <i>Strapping Options</i> section for details.	
29	RXER /	lpd/O	MII Mode:	MII Receive Error Output /	
	ISO		Config Mode:	The pull-up/pull-down value is latched as ISOLATE at the de-assertion of reset. See <i>Strapping Options</i> section for details.	
30	GND	Gnd	Ground		
31	VDD_1.2	Р	1.2V core V <sub>DD</sub>	(power supplied by KSZ8051MLL)	
			Decouple with 0	0.1uF capacitor to ground, and join with pin 4 by power trace or plane.	
32	INTRP /	lpu/Opu	Interrupt Output	Interrupt Output: Programmable Interrupt Output	
	NAND_Tree#		This pin has a weak pull-up, is open-drain like, and requires an external $1.0 \text{K}\Omega$ pull-up resistor.		
			Config Mode:	The pull-up/pull-down value is latched as NAND Tree# at the de-assertion of reset. See <i>Strapping Options</i> section for details.	
33	TXC	I/O	MII Mode:	MII Transmit Clock Output	
			MII Back-to-Bac	k Mode: MII Transmit Clock Input	
34	TXEN	I	MII Mode:	MII Transmit Enable Input	
35	TXD0	1	MII Mode:	MII Transmit Data Input[0] <sup>(3)</sup>	
36	TXD1	1	MII Mode:	MII Transmit Data Input[1] <sup>(3)</sup>	
37	GND	Gnd	Ground		
38	TXD2	I	MII Mode:	MII Transmit Data Input[2] <sup>(3)</sup>	
39	TXD3	I	MII Mode:	MII Transmit Data Input[3] <sup>(3)</sup>	
40	COL /	lpd/O	MII Mode:	MII Collision Detect Output /	
	CONFIG0		Config Mode:	The pull-up/pull-down value is latched as CONFIG0 at the de-assertion of reset. See <i>Strapping Options</i> section for details.	
41	CRS /	Ipd/O	MII Mode:	MII Carrier Sense Output /	
	CONFIG1		Config Mode:	The pull-up/pull-down value is latched as CONFIG1 at the de-assertion of reset. See <i>Strapping Options</i> section for details.	

## Pin Description – KSZ8051MLL (Continued)

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function			
42	LED0 / NWAYEN	lpu/O	LED Output: Programmable LED0 Output / Config Mode: Latched as Auto-Negotiation Enable (register 0h, bit 12) at the de-assertion of reset. See <i>Strapping Options</i> section for details.  The LED0 pin is programmable via register 1Fh bits [5:4], and is defined as follows.			
			LED mode = [0	001		7
			Link/Activity	Pin State	LED Definition	
			No Link	High	OFF	
			Link	Low	ON	
			Activity	Toggle	Blinking	
			LED mode - [(	141		- 1
			LED mode = [0	Pin State	LED Definition	+
			No Link	High	OFF OFF	+
			Link	Low	ON	_
43	LED1 /	lpu/O	LED mode = [10], [11] Reserved			
	SPEED	ľ	LED Output: Programmable LED1 Output / Config Mode: Latched as SPEED (register 0h, bit 13) at the de-assertion of reset. See Strapping Options section for details.  The LED1 pin is programmable via register 1Fh bits [5:4], and is defined as follows.			
			LED mode = [0	00]		
			Speed	Pin State	LED Definition	
			10Base-T	High	OFF	
			100Base-TX	Low	ON	
			LED mode = [0	111		1
			Activity	Pin State	LED Definition	+
			No Activity	High	OFF	_
			Activity	Toggle	Blinking	_
			LED mode = [10			J
44	NC	-	No connect			
45	NC	-	No connect			
46	NC	-	No connect			

### Pin Description – KSZ8051MLL (Continued)

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function	
47	RST#	1	Chip Reset (active low)	
48	NC	-	No connect	

#### Notes:

P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

lpu/O = Input with internal pull-up (see Electrical Characteristics for value) during power-up/reset; output pin otherwise.

lpd/O = Input with internal pull-down (see Electrical Characteristics for value) during power-up/reset; output pin otherwise.

lpu/Opu = Input with internal pull-up (see Electrical Characteristics for value) during power-up/reset; output pin with internal pull-up (see Electrical Characteristics for value) otherwise.

- 2. MII Rx Mode: The RXD[3:0] bits are synchronous with RXC. When RXDV is asserted, RXD[3:0] presents valid data to the MAC. RXD[3:0] is invalid data from the PHY when RXDV is de-asserted.
- 3. MII Tx Mode: The TXD[3:0] bits are synchronous with TXC. When TXEN is asserted, TXD[3:0] presents valid data from the MAC. TXD[3:0] has no effect on the PHY when TXEN is de-asserted.

July 2010 12 M9999-071210-1.0

### Strapping Options - KSZ8051MLL

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function	Pin Function		
22	PHYAD2	Ipd/O	The PHY Address is latched at de-assertion of reset and is configurable to any value			
21	PHYAD1	lpd/O	from 0 to 7.			
20	PHYAD0	lpu/O	The default PHY Address			
1				nabled only if the B-CAST_OFF strapping pin is pulled high.		
<del></del>			PHY Address bits [4:3] a			
27	CONFIG2	Ipd/O	<del>                                   </del>	n pins are latched at the de-assertion of reset.		
41	CONFIG1	Ipd/O	CONFIG[2:0]	Mode		
40	CONFIG0	Ipd/O	000	MII (default)		
I			110	MII Back-to-Back		
			001 – 101, 111	Reserved – not used		
29	ISO	lpd/O	ISOLATE mode			
1			Pull-up = Enable	Э		
1			Pull-down (defa	ult) = Disable		
<u> </u>			At the de-assertion of res	set, this pin value is latched into register 0h bit 10.		
43	SPEED	Ipu/O	SPEED mode			
1			Pull-up (default)	= 100Mbps		
1			Pull-down = 10N	Mbps		
			At the de-assertion of reset, this pin value is latched into register 0h bit 13 as the Speed Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the Speed capability support.			
23	DUPLEX	lpu/O	DUPLEX mode			
1			Pull-up (default) = Half Duplex			
I			Pull-down = Full Duplex			
I			At the de-assertion of reset, this pin value is latched into register 0h bit 8.			
42	NWAYEN	Ipu/O	Nway Auto-Negotiation E	Enable		
1			Pull-up (default)	= Enable Auto-Negotiation		
l			Pull-down = Dis	able Auto-Negotiation		
l			At the de-assertion of res	set, this pin value is latched into register 0h bit 12.		
28	B-CAST_OFF	Ipd/O	Broadcast Off – for PHY Address 0			
1			Pull-up = PHY Address 0 is set as an unique PHY address			
1			Pull-down (default) = PHY Address 0 is set as a broadcast PHY address			
I			At the de-assertion of reset, this pin value is latched by the chip.			
32	NAND_Tree#	lpu/Opu	NAND Tree Mode			
			Pull-up (default)	= Disable		
			Pull-down = Enable			
Ì			At the de-assertion of res	set, this pin value is latched by the chip.		

#### Note:

The strap-in pins are latched at the de-assertion of reset. In some systems, the MAC MII receive input pins may drive high/low during power-up or reset, and consequently cause the PHY strap-in pins on the MII signals to be latched to the unintended high/low states. In this case, external pull-ups (4.7K) or pull-downs (1.0K) should be added on these PHY strap-in pins to ensure the intended values are strapped-in correctly.

Ipu/O = Input with internal pull-up (see Electrical Characteristics for value) during power-up/reset; output pin otherwise.
 Ipd/O = Input with internal pull-down (see Electrical Characteristics for value) during power-up/reset; output pin otherwise.
 Ipu/Opu = Input with internal pull-up (see Electrical Characteristics for value) during power-up/reset; output pin with internal pull-up (see Electrical Characteristics for value) otherwise.

### Functional Description: 10Base-T/100Base-TX Transceiver

The KSZ8051MLL is an integrated single 3.3V supply Fast Ethernet transceiver. It is fully compliant with the IEEE 802.3 Specification, and reduces board cost and simplifies board layout by using on-chip termination resistors for the two differential pairs and by integrating the regulator to supply the 1.2V core.

On the copper media side, the KSZ8051MLL supports 10Base-T and 100Base-TX for transmission and reception of data over a standard CAT-5 unshielded twisted pair (UTP) cable, and HP auto MDI/MDI-X for reliable detection of and correction for straight-through and crossover cables.

On the MAC processor side, the KSZ8051MLL offers the Media Independent Interface (MII) for direct connection with MII compliant Ethernet MAC processors and switches.

The MII management bus option gives the MAC processor complete access to the KSZ8051MLL control and status registers. Additionally, an interrupt pin eliminates the need for the processor to poll for PHY status change.

#### 100Base-TX Transmit

The 100Base-TX transmit function performs parallel-to-serial conversion, 4B/5B encoding, scrambling, NRZ-to-NRZI conversion, and MLT3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding and followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output. The output current is set by an external  $6.49k\Omega$  1% resistor for the 1:1 transformer ratio.

The output signal has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10Base-T output is also incorporated into the 100Base-TX transmitter.

#### 100Base-TX Receive

The 100Base-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC.

#### 10Base-T Transmit

The 10Base-T drivers are incorporated with the 100Base-TX drivers to allow for transmission using the same magnetic. The drivers perform internal wave-shaping and pre-emphasis, and output 10Base-T signals with typical amplitude of 2.5V peak. The 10Base-T signals have harmonic contents that are at least 27dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal.

#### 10Base-T Receive

On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a PLL performs the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400 mV or with short pulse widths to prevent noise at the RXP and RXM inputs from falsely trigger the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8051MLL decodes a data frame. The receive clock is kept active during idle periods in between data reception.

July 2010 14 M9999-071210-1.0

#### Scrambler/De-Scrambler (100Base-TX Only)

The scrambler is used to spread the power spectrum of the transmitted signal to reduce EMI and baseline wander, and the de-scrambler is needed to recover the scrambled signal.

#### SQE and Jabber Function (10Base-T Only)

In 10Base-T operation, a short pulse is put out on the COL pin after each frame is transmitted. This SQE Test is required as a test of the 10Base-T transmit/receive path. If transmit enable (TXEN) is high for more than 20 ms (jabbering), the 10Base-T transmitter is disabled and COL is asserted high. If TXEN is then driven low for more than 250 ms, the 10Base-T transmitter is re-enabled and COL is de-asserted (returns to low).

#### **PLL Clock Synthesizer**

The KSZ8051MLL generates all internal clocks and all external clocks for system timing from an external 25MHz crystal, oscillator, or reference clock.

#### **Auto-Negotiation**

The KSZ8051MLL conforms to the auto-negotiation protocol, defined in Clause 28 of the IEEE 802.3 Specification.

Auto-negotiation allows UTP (Unshielded Twisted Pair) link partners to select the highest common mode of operation.

During auto-negotiation, link partners advertise capabilities across the UTP link to each other, and then compare their own capabilities with those they received from their link partners. The highest speed and duplex setting that is common to the two link partners is selected as the mode of operation.

The following list shows the speed and duplex operation mode from highest to lowest priority.

- Priority 1: 100Base-TX, full-duplex
- Priority 2: 100Base-TX, half-duplex
- Priority 3: 10Base-T, full-duplex
- Priority 4: 10Base-T, half-duplex

If auto-negotiation is not supported or the KSZ8051MLL link partner is forced to bypass auto-negotiation, then the KSZ8051MLL sets its operating mode by observing the signal at its receiver. This is known as parallel detection, and allows the KSZ8051MLL to establish link by listening for a fixed signal protocol in the absence of auto-negotiation advertisement protocol.

Auto-negotiation is enabled by either hardware pin strapping (NWAYEN, pin 42) or software (register 0h, bit 12).

By default, auto-negotiation is enabled after power-up or hardware reset. Afterwards, auto-negotiation can be enabled or disabled by register 0h, bit 12. If auto-negotiation is disabled, the speed is set by register 0h, bit 13, and the duplex is set by register 0h, bit 8.

The auto-negotiation link up process is shown in Figure 1.




Figure 1. Auto-Negotiation Flow Chart

#### **MII Data Interface**

The Media Independent Interface (MII) is compliant with the IEEE 802.3 Specification. It provides a common interface between MII PHYs and MACs, and has the following key characteristics:

- Pin count is 15 pins (6 pins for data transmission, 7 pins for data reception, and 2 pins for carrier and collision indication).
- 10Mbps and 100Mbps data rates are supported at both half and full duplex.
- Data transmission and reception are independent and belong to separate signal groups.
- Transmit data and receive data are each 4-bit wide, a nibble.

By default, the KSZ8051MLL is configured to MII mode after it is powered up or hardware reset with the following:

- A 25MHz crystal connected to XI, XO (pins 15, 14), or an external 25MHz clock source (oscillator) connected to XI.
- The CONFIG[2:0] strapping pins (pins 27, 41, 40) set to '000' (default setting).

#### **MII Signal Definition**

Table 1 describes the MII signals. Refer to Clause 22 of the IEEE 802.3 Specification for detailed information.

MII Signal Name	Direction (with respect to PHY, KSZ8051MLL signal)	Direction (with respect to MAC)	Description
TXC	Output	Input	Transmit Clock (2.5MHz for 100Mbps)
TXEN	Input	Output	Transmit Enable
TXD[3:0]	Input	Output	Transmit Data [3:0]
RXC	Output	Input	Receive Clock (2.5MHz for 10Mbps; 25MHz for 100Mbps)
RXDV	Output	Input	Receive Data Valid
RXD[3:0]	Output	Input	Receive Data [3:0]
RXER	Output	Input, or (not required)	Receive Error
CRS	Output	Input	Carrier Sense
COL	Output	Input	Collision Detection

**Table 1. MII Signal Definition** 

#### Transmit Clock (TXC)

TXC is sourced by the PHY. It is a continuous clock that provides the timing reference for TXEN and TXD[3:0]. TXC is 2.5MHz for 10Mbps operation and 25MHz for 100Mbps operation.

#### Transmit Enable (TXEN)

TXEN indicates the MAC is presenting nibbles on TXD[3:0] for transmission. It is asserted synchronously with the first nibble of the preamble and remains asserted while all nibbles to be transmitted are presented on the MII, and is negated prior to the first TXC following the final nibble of a frame.

TXEN transitions synchronously with respect to TXC.

#### Transmit Data [3:0] (TXD[3:0])

TXD[3:0] transitions synchronously with respect to TXC. When TXEN is asserted, TXD[3:0] are accepted for transmission by the PHY. TXD[3:0] is "00" to indicate idle when TXEN is de-asserted. Values other than "00" on TXD[3:0] while TXEN is de-asserted are ignored by the PHY.

#### Receive Clock (RXC)

RXC provides the timing reference for RXDV, RXD[3:0], and RXER.

- In 10Mbps mode, RXC is recovered from the line while carrier is active. RXC is derived from the PHY's reference clock when the line is idle, or link is down.
- In 100Mbps mode, RXC is continuously recovered from the line. If link is down, RXC is derived from the PHY's reference clock.

RXC is 2.5MHz for 10Mbps operation and 25MHz for 100Mbps operation.

#### Receive Data Valid (RXDV)

RXDV is driven by the PHY to indicate that the PHY is presenting recovered and decoded nibbles on RXD[3:0].

- In 10Mbps mode, RXDV is asserted with the first nibble of the SFD (Start of Frame Delimiter), "5D", and remains asserted until the end of the frame.
- In 100Mbps mode, RXDV is asserted from the first nibble of the preamble to the last nibble of the frame.

RXDV transitions synchronously with respect to RXC.

#### Receive Data[3:0] (RXD[3:0])

RXD[3:0] transitions synchronously with respect to RXC. For each clock period in which RXDV is asserted, RXD[3:0] transfers a nibble of recovered data from the PHY.

#### Receive Error (RXER)

RXER is asserted for one or more RXC periods to indicate that a Symbol Error (e.g. a coding error that a PHY is capable of detecting, and that may otherwise be undetectable by the MAC sub-layer) was detected somewhere in the frame presently being transferred from the PHY.

RXER transitions synchronously with respect to RXC. While RXDV is de-asserted, RXER has no effect on the MAC.

#### Carrier Sense (CRS)

CRS is asserted and de-asserted as follows:

- In 10Mbps mode, CRS assertion is based on the reception of valid preambles. CRS de-assertion is based on the reception of an end-of-frame (EOF) marker.
- In 100Mbps mode, CRS is asserted when a start-of-stream delimiter, or /J/K symbol pair is detected. CRS is deasserted when an end-of-stream delimiter, or /T/R symbol pair is detected. Additionally, the PMA layer de-asserts CRS if IDLE symbols are received without /T/R.

#### Collision (COL)

COL is asserted in half-duplex mode whenever the transmitter and receiver are simultaneously active on the line. This is used to inform the MAC that a collision has occurred during its transmission to the PHY.

COL transitions asynchronously with respect to TXC and RXC.

#### **MII Signal Diagram**

The KSZ8051MLL MII pin connections to the MAC are shown in Figure 2.




Figure 2. KSZ8051MLL MII Interface

### Back-to-Back Mode – 100Mbps Copper Repeater / Media Converter

Two KSZ8051MLL devices can be connected back-to-back to form a 100Base-TX to 100Base-TX copper repeater.

A KSZ8051MLL and a KSZ8041FTL can be connected back-to-back to provide a low-cost media converter solution. Media conversion is between 100Base-TX copper and 100Base-FX fiber. On the copper side, link up at 10Base-T is not allowed, and is blocked during auto-negotiation.




Figure 3. KSZ8051MLL and KSZ8041FTL Back-to-Back Media Converter

#### MII Back-to-Back Mode (KSZ8051MLL only)

In MII Back-to-Back mode, a KSZ8051MLL interfaces with another KSZ8051MLL, or a KSZ8041FTL to provide a complete 100Mbps copper repeater, or media converter solution, respectively.

The KSZ8051MLL devices are configured to MII Back-to-Back mode after power-up or reset with the following:

- Strapping pin CONFIG[2:0] (pins 27, 41, 40) set to '110'
- A common 25MHz reference clock connected to XI (pin 15)
- MII signals connected as shown in Table 2.

KSZ8051	KSZ8051MLL (100Base-TX copper)			IMLL (100Base-T	( copper)
	[Device 1]		[Device 2]		
Pin Name	Pin Number	Pin Type	Pin Name	Pin Number	Pin Type
RXC	28	Output	TXC	33	Input
RXDV	27	Output	TXEN	34	Input
RXD3	20	Output	TXD3	39	Input
RXD2	21	Output	TXD2	38	Input
RXD1	22	Output	TXD1	36	Input
RXD0	23	Output	TXD0	35	Input
TXC	33	Input	RXC	28	Output
TXEN	34	Input	RXDV	27	Output
TXD3	39	Input	RXD3	20	Output
TXD2	38	Input	RXD2	21	Output
TXD1	36	Input	RXD1	22	Output
TXD0	35	Input	RXD0	23	Output

Table 2. MII Signal Connection for MII Back-to-Back Mode (100Base-TX Copper Repeater)

### MII Management (MIIM) Interface

The KSZ8051MLL supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input / Output (MDIO) Interface. This interface enables upper-layer device, like a MAC processor, to monitor and control the state of the KSZ8051MLL. An external device with MIIM capability is used to read the PHY status and/or configure the PHY settings. Further details on the MIIM interface can be found in Clause 22.2.4 of the IEEE 802.3 Specification.

The MIIM interface consists of the following:

- A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
- A specific protocol that operates across the aforementioned physical connection that allows the external controller to communicate with one or more PHY devices.
- A set of 16-bit MDIO registers. Registers [0:8] are standard registers, and their functions are defined per the IEEE 802.3 Specification. The additional registers are provided for expanded functionality. See "Register Map" section for details.

As the default, the KSZ8051MLL supports unique PHY addresses 1 to 7, and broadcast PHY address 0. The latter is defined per the IEEE 802.3 Specification, and can be used to read/write to a single KSZ8051MLL device, or write to multiple KSZ8051MLL devices simultaneously.

Optionally, PHY address 0 can be disabled as the broadcast address by either hardware pin strapping (B-CAST\_OFF, pin 28) or software (register 16h, bit 9), and assigned as a unique PHY address.

The PHYAD[2:0] strapping pins are used to assign a unique PHY address between 0 and 7 to each KSZ8051MLL device. Table 3 shows the MII Management frame format for the KSZ8051MLL.

	Preamble	Start of Frame	Read/Write OP Code	PHY Address Bits [4:0]	REG Address Bits [4:0]	TA	Data Bits [15:0]	ldle
Read	32 1's	01	10	00AAA	RRRRR	Z0	DDDDDDDD_DDDDDDD	Z
Write	32 1's	01	01	00AAA	RRRRR	10	DDDDDDDD_DDDDDDD	Z

Table 3. MII Management Frame Format – for KSZ8051MLL

### Interrupt (INTRP)

INTRP (pin 32) is an optional interrupt signal that is used to inform the external controller that there has been a status update to the KSZ8051MLL PHY register. Register 1Bh, bits [15:8] are the interrupt control bits to enable and disable the conditions for asserting the INTRP signal. Register 1Bh, bits [7:0] are the interrupt status bits to indicate which interrupt conditions have occurred. The interrupt status bits are cleared after reading register 1Bh.

Register 1Fh, bit 9 sets the interrupt level to active high or active low. The default is active low.

The MII management bus option gives the MAC processor complete access to the KSZ8051MLL control and status registers. Additionally, an interrupt pin eliminates the need for the processor to poll the PHY for status change.

### **HP Auto MDI/MDI-X**

HP Auto MDI/MDI-X configuration eliminates the confusion of whether to use a straight cable or a crossover cable between the KSZ8051MLL and its link partner. This feature allows the KSZ8051MLL to use either type of cable to connect with a link partner that is in either MDI or MDI-X mode. The auto-sense function detects transmit and receive pairs from the link partner, and then assigns transmit and receive pairs of the KSZ8051MLL accordingly.

HP Auto MDI/MDI-X is enabled by default. It is disabled by writing a one to register 1Fh, bit 13. MDI and MDI-X mode is selected by register 1Fh, bit 14 if HP Auto MDI/MDI-X is disabled.

An isolation transformer with symmetrical transmit and receive data paths is recommended to support auto MDI/MDI-X. Table 4 illustrates how the IEEE 802.3 Standard defines MDI and MDI-X.

MDI		MDI-X		
RJ-45 Pin	Signal	RJ-45 Pin	Signal	
1	TX+	1	RX+	
2	TX-	2	RX-	
3	RX+	3	TX+	
6	RX-	6	TX-	

Table 4. MDI/MDI-X Pin Definition

#### **Straight Cable**

A straight cable connects a MDI device to a MDI-X device, or a MDI-X device to a MDI device. Figure 4 depicts a typical straight cable connection between a NIC card (MDI) and a switch, or hub (MDI-X).




Figure 4. Typical Straight Cable Connection

#### **Crossover Cable**

A crossover cable connects a MDI device to another MDI device, or a MDI-X device to another MDI-X device. Figure 5 depicts a typical crossover cable connection between two switches or hubs (two MDI-X devices).




Figure 5. Typical Crossover Cable Connection

## LinkMD® Cable Diagnostics

The LinkMD® function utilizes time domain reflectometry (TDR) to analyze the cabling plant for common cabling problems, such as open circuits, short circuits and impedance mismatches.

LinkMD® works by sending a pulse of known amplitude and duration down the MDI or MDI-X pair, and then analyzing the shape of the reflected signal to determine the type of fault. The time duration for the reflected signal to return provides the approximate distance to the cabling fault. The LinkMD® function processes this TDR information and presents it as a numerical value that can be translated to a cable distance.

LinkMD<sup>®</sup> is initiated by accessing register 1Dh, the LinkMD<sup>®</sup> Control/Status Register, in conjunction with register 1Fh, the PHY Control 2 Register. The latter register is used to disable auto MDI/MDI-X and to select either MDI or MDI-X as the cable differential pair for testing.

July 2010 22 M9999-071210-1.0

### **NAND Tree Support**

The KSZ8051MLL provides parametric NAND tree support for fault detection between chip I/Os and board. The NAND tree is a chain of nested NAND gates in which each KSZ8051MLL digital I/O (NAND tree input) pin is an input to one NAND gate along the chain. At the end of the chain, the CRS pin provides the output for the nested NAND gates.

The NAND tree test process includes:

- Enabling NAND tree mode
- Pulling all NAND tree input pins high
- Driving low each NAND tree input pin sequentially per the NAND tree pin order
- Checking the NAND tree output to ensure there is a toggle high-to-low or low-to-high for each NAND tree input driven low

Table 5 lists the NAND tree pin order.

Pin Number	Pin Name	NAND Tree Description
18	MDIO	Input
19	MDC	Input
20	RXD3	Input
21	RXD2	Input
22	RXD1	Input
23	RXD0	Input
27	RXDV	Input
28	RXC	Input
29	RXER	Input
32	INTRP	Input
33	TXC	Input
34	TXEN	Input
35	TXD0	Input
36	TXD1	Input
38	TXD2	Input
39	TXD3	Input
42	LED0	Input
43	LED1	Input
40	COL	Input
41	CRS	Output

Table 5. NAND Tree Test Pin Order - for KSZ8051MLL

#### **NAND Tree I/O Testing**

The following procedure can be used to check for faults on the KSZ8051MLL digital I/O pin connections to the board:

- 1. Enable NAND tree mode by either hardware pin strapping (NAND Tree#, pin 32) or software (register 16h, bit 5).
- 2. Use board logic to drive all KSZ8051MLL NAND tree input pins high.
- 3. Use board logic to drive each NAND tree input pin, per KSZ8051MLL NAND Tree pin order, as follow:
  - a. Toggle the first pin (MDIO) from high to low, and verify the CRS pin switch from low to high to indicate that the first pin is connected properly.
  - b. Leave the first pin (MDIO) low.
  - c. Toggle the second pin (MDC) from high to low, and verify the CRS pin switch from high to low to indicate that the second pin is connected properly.
  - d. Leave the first pin (MDIO) and the second pin (MDC) low.
  - e. Toggle the third pin (RXD3) from high to low, and verify the CRS pin switch from low to high to indicate that the third pin is connected properly.
  - f. Continue with this sequence until all KSZ8051MLL NAND tree input pins have been toggled (tested).

Each KSZ8051MLL NAND tree input pin must cause the CRS output pin to toggle high-to-low or low-to-high to indicate a good connection. If the CRS pin fails to toggle when the KSZ8051MLL input pin toggles from high to low, the input pin has a fault.

July 2010 24 M9999-071210-1.0

### **Power Management**

The KSZ8051MLL offers the following power management modes:

#### **Power Saving Mode**

Power-Saving Mode is used to reduce the transceiver power consumption when the cable is unplugged. It is enabled by writing a one to register 1Fh, bit 10, and is in effect when auto-negotiation mode is enabled and cable is disconnected (no link).

In this mode, the KSZ8051MLL shuts down all transceiver blocks, except for transmitter, energy detect and PLL circuits. By default, Power-Saving Mode is disabled after power-up.

#### **Energy Detect Power-Down Mode**

Energy Detect Power-Down Mode is used to further reduce the transceiver power consumption when the cable is unplugged. It is enabled by writing a zero to register 18h, bit 11, and is in effect when auto-negotiation mode is enabled and cable is disconnected (no link).

In this mode, the KSZ8051MLL shuts down all transceiver blocks, except for transmitter and energy detect circuits.

Further power consumption is achieved by extending the time interval in between transmissions of link pulses to check for the presence of a link partner. The periodic transmission of link pulses is needed to ensure two link partners in the same low power state and with auto MDI/MDI-X disabled can wake up when the cable is connected between them.

By default, Energy Detect Power-Down Mode is disabled after power-up.

#### **Power-Down Mode**

Power-Down Mode is used to power down the KSZ8051MLL device when it is not in use after power-up. It is enabled by writing a one to register 0h, bit 11.

In this mode, the KSZ8051MLL disables all internal functions, except for the MII management interface. The KSZ8051MLL exits (disables) Power-Down Mode after register 0h, bit 11 is set back to zero.

#### **Slow Oscillator Mode**

Slow Oscillator Mode is used to disconnect the input reference crystal/clock on XI (pin 15) and select the on-chip slow oscillator when the KSZ8051MLL device is not in use after power-up. It is enabled by writing a one to register 11h, bit 5.

Slow Oscillator Mode works in conjunction with Power-Down Mode to put the KSZ8051MLL device in the lowest power state with all internal functions disabled, except for the MII management interface. To properly exit this mode and return to normal PHY operation, use the following programming sequence:

- 1. Disable Slow Oscillator Mode by writing a zero to register 11h, bit 5.
- 2. Disable Power-Down Mode by writing a zero to register 0h, bit 11.
- 3. Initiate software reset by writing a one to register 0h, bit 15.

### **Reference Circuit for Power and Ground Connections**

The KSZ8051MLL is a single 3.3V supply device with a built-in regulator to supply the 1.2V core. The power and ground connections are shown in Figure 6 and Table 6 for 3.3V VDDIO.




Figure 6. KSZ8051MLL Power and Ground Connections

Power Pin	Pin Number	Description
VDD 12	4	Connect with pin 31 by power trace or plane.
VDD_1.2	4	Decouple with 2.2uF and 0.1uF capacitors to ground.
VDDA 2.2	7	Connect to board's 3.3V supply thru ferrite bead.
VDDA_3.3	/	Decouple with 22uF and 0.1uF capacitors to ground.
VDDIO	OF.	Connect to board's 3.3V supply for 3.3V VDDIO.
VDDIO	25	Decouple with 22uF and 0.1uF capacitors to ground.
VDD 10	31	Connect with pin 4 by power trace or plane.
VDD_1.2	31	Decouple with 0.1uF capacitor to ground.

Table 6. KSZ8051MLL Power Pin Description

## Register Map

Register Number (Hex)	Description
0h	Basic Control
1h	Basic Status
2h	PHY Identifier 1
3h	PHY Identifier 2
4h	Auto-Negotiation Advertisement
5h	Auto-Negotiation Link Partner Ability
6h	Auto-Negotiation Expansion
7h	Auto-Negotiation Next Page
8h	Link Partner Next Page Ability
9h – 10h	Reserved
11h	AFE Control 1
12h – 14h	Reserved
15h	RXER Counter
16h	Operation Mode Strap Override
17h	Operation Mode Strap Status
18h	Expanded Control
19h – 1Ah	Reserved
1Bh	Interrupt Control/Status
1Ch	Reserved
1Dh	LinkMD® Control/Status
1Eh	PHY Control 1
1Fh	PHY Control 2

## **Register Description**

Address	Name	Description	Mode <sup>(1)</sup>	Default			
Register 0h –	Register 0h – Basic Control						
		1 = Software reset					
0.15	Reset	0 = Normal operation	RW/SC	0			
		This bit is self-cleared after a '1' is written to it.					
0.14	Loop back	1 = Loop-back mode	RW	0			
0.14	Loop-back	0 = Normal operation		0			
	Speed Select	1 = 100Mbps	RW	Set by SPEED strapping pin.			
0.13		0 = 10Mbps					
0.10	opeed delect	This bit is ignored if auto-negotiation is enabled (register 0.12 = 1).	1100	See "Strapping Options" section for details.			
		1 = Enable auto-negotiation process		Set by NWAYEN strapping pin.			
0.12	Auto- Negotiation	0 = Disable auto-negotiation process	RW				
	Enable	If enabled, auto-negotiation result overrides settings in register 0.13 and 0.8.	I UAA	See "Strapping Options" section for details.			

Address	Name	Description	Mode <sup>(1)</sup>	Default			
Register 0h -	Register 0h – Basic Control						
0.11	Power Down	1 = Power down mode 0 = Normal operation  If software reset (register 0.15) is used to exit Power Down mode (register 0.11 = 1), two software reset writes (register 0.15 = 1) are required. First write clears Power Down mode; second write resets chip and re-latches the pin strapping pin values.	RW	0			
0.10	Isolate	1 = Electrical isolation of PHY from MII 0 = Normal operation	RW	Set by ISO strapping pin.  See "Strapping Options" section for details.			
0.9	Restart Auto- Negotiation	<ul><li>1 = Restart auto-negotiation process</li><li>0 = Normal operation.</li><li>This bit is self-cleared after a '1' is written to it.</li></ul>	RW/SC	0			
0.8	Duplex Mode	1 = Full-duplex 0 = Half-duplex	RW	Inverse of DUPLEX strapping pin value.  See "Strapping Options" section for details.			
0.7	Collision Test	1 = Enable COL test 0 = Disable COL test	RW	0			
0.6:0	Reserved		RO	000_0000			
Register 1h -	Basic Status						
1.15	100Base-T4	1 = T4 capable 0 = Not T4 capable	RO	0			
1.14	100Base-TX Full Duplex	1 = Capable of 100Mbps full-duplex 0 = Not capable of 100Mbps full-duplex	RO	1			
1.13	100Base-TX Half Duplex	1 = Capable of 100Mbps half-duplex 0 = Not capable of 100Mbps half-duplex	RO	1			
1.12	10Base-T Full Duplex	1 = Capable of 10Mbps full-duplex 0 = Not capable of 10Mbps full-duplex	RO	1			
1.11	10Base-T Half Duplex	1 = Capable of 10Mbps half-duplex 0 = Not capable of 10Mbps half-duplex	RO	1			
1.10:7	Reserved		RO	0000			
1.6	No Preamble	<ul><li>1 = Preamble suppression</li><li>0 = Normal preamble</li></ul>	RO	1			
1.5	Auto- Negotiation Complete	1 = Auto-negotiation process completed 0 = Auto-negotiation process not completed	RO	0			
1.4	Remote Fault	<ul><li>1 = Remote fault</li><li>0 = No remote fault</li></ul>	RO/LH	0			
1.3	Auto- Negotiation Ability	1 = Capable to perform auto-negotiation 0 = Not capable to perform auto-negotiation	RO	1			

Address	Name	Description	Mode <sup>(1)</sup>	Default				
1.2	Link Status	1 = Link is up 0 = Link is down	RO/LL	0				
1.1	Jabber Detect	1 = Jabber detected 0 = Jabber not detected (default is low)	RO/LH	0				
1.0	Extended Capability	1 = Supports extended capabilities registers	RO	1				
Register 2h -	Register 2h – PHY Identifier 1							
2.15:0	PHY ID Number	Assigned to the 3rd through 18th bits of the Organizationally Unique Identifier (OUI). Kendin Communication's OUI is 0010A1 (hex)	RO	0022h				
Register 3h -	- PHY Identifier 2		-					
3.15:10	PHY ID Number	Assigned to the 19th through 24th bits of the Organizationally Unique Identifier (OUI). Kendin Communication's OUI is 0010A1 (hex)	RO	0001_01				
3.9:4	Model Number	Six bit manufacturer's model number	RO	01_0101				
3.3:0	Revision Number	Four bit manufacturer's revision number	RO	Indicates silicon revision				
Register 4h -	- Auto-Negotiatio	n Advertisement						
4.15	Next Page	<ul><li>1 = Next page capable</li><li>0 = No next page capability.</li></ul>	RW	0				
4.14	Reserved		RO	0				
4.13	Remote Fault	<ul><li>1 = Remote fault supported</li><li>0 = No remote fault</li></ul>	RW	0				
4.12	Reserved		RO	0				
4.11:10	Pause	[00] = No PAUSE [10] = Asymmetric PAUSE [01] = Symmetric PAUSE [11] = Asymmetric & Symmetric PAUSE	RW	00				
4.9	100Base-T4	1 = T4 capable 0 = No T4 capability	RO	0				
4.8	100Base-TX Full-Duplex	1 = 100Mbps full-duplex capable 0 = No 100Mbps full-duplex capability	RW	Set by SPEED strapping pin. See "Strapping Options" section for details.				
4.7	100Base-TX Half-Duplex	1 = 100Mbps half-duplex capable 0 = No 100Mbps half-duplex capability	RW	Set by SPEED strapping pin. See "Strapping Options" section for details.				
4.6	10Base-T Full-Duplex	1 = 10Mbps full-duplex capable 0 = No 10Mbps full-duplex capability	RW	1				
4.5	10Base-T Half-Duplex	1 = 10Mbps half-duplex capable 0 = No 10Mbps half-duplex capability	RW	1				
4.4:0	Selector Field	[00001] = IEEE 802.3	RW	0_0001				

Address	Name	Description	Mode <sup>(1)</sup>	Default
Register 5h –	Auto-Negotiation	n Link Partner Ability		
5.15	Next Page	1 = Next page capable 0 = No next page capability	RO	0
5.14	Acknowledge	1 = Link code word received from partner 0 = Link code word not yet received	RO	0
5.13	Remote Fault	1 = Remote fault detected 0 = No remote fault	RO	0
5.12	Reserved		RO	0
5.11:10	Pause	[00] = No PAUSE [10] = Asymmetric PAUSE [01] = Symmetric PAUSE [11] = Asymmetric & Symmetric PAUSE	RO	00
5.9	100Base-T4	1 = T4 capable 0 = No T4 capability	RO	0
5.8	100Base-TX Full-Duplex	1 = 100Mbps full-duplex capable 0 = No 100Mbps full-duplex capability	RO	0
5.7	100Base-TX Half-Duplex	1 = 100Mbps half-duplex capable 0 = No 100Mbps half-duplex capability	RO	0
5.6	10Base-T Full-Duplex	1 = 10Mbps full-duplex capable 0 = No 10Mbps full-duplex capability	RO	0
5.5	10Base-T Half-Duplex	1 = 10Mbps half-duplex capable 0 = No 10Mbps half-duplex capability	RO	0
5.4:0	Selector Field	[00001] = IEEE 802.3	RO	0_0001
Register 6h –	Auto-Negotiation	n Expansion		
6.15:5	Reserved		RO	0000_0000_000
6.4	Parallel Detection Fault	<ul><li>1 = Fault detected by parallel detection</li><li>0 = No fault detected by parallel detection.</li></ul>	RO/LH	0
6.3	Link Partner Next Page Able	1 = Link partner has next page capability     0 = Link partner does not have next page capability	RO	0
6.2	Next Page Able	1 = Local device has next page capability     0 = Local device does not have next page capability	RO	1
6.1	Page Received	1 = New page received 0 = New page not received yet	RO/LH	0
6.0	Link Partner Auto- Negotiation Able	1 = Link partner has auto-negotiation capability     0 = Link partner does not have auto-negotiation capability	RO	0

Address	Name	Description	Mode <sup>(1)</sup>	Default
Register 7h -	- Auto-Negotiatio	n Next Page		
7.15	Next Page	1 = Additional next page(s) will follow 0 = Last page	RW	0
7.14	Reserved		RO	0
7.13	Message Page	1 = Message page 0 = Unformatted page	RW	1
7.12	Acknowledge2	<ul><li>1 = Will comply with message</li><li>0 = Cannot comply with message</li></ul>	RW	0
7.11	Toggle	1 = Previous value of the transmitted link code word equaled logic one     0 = Logic zero	RO	0
7.10:0	Message Field	11-bit wide field to encode 2048 messages	RW	000 0000 0001
	Link Partner Nex		l	
8.15	Next Page	1 = Additional Next Page(s) will follow 0 = Last page	RO	0
8.14	Acknowledge	1 = Successful receipt of link word 0 = No successful receipt of link word	RO	0
8.13	Message Page	1 = Message page 0 = Unformatted page	RO	0
8.12	Acknowledge2	<ul><li>1 = Able to act on the information</li><li>0 = Not able to act on the information</li></ul>	RO	0
8.11	Toggle	1 = Previous value of transmitted link code word equal to logic zero     0 = Previous value of transmitted link code word equal to logic one	RO	0
8.10:0	Message Field		RO	000_0000_0000
Register 11h	- AFE Control 1			
11.15:6	Reserved		RW	0000_0000_00
11.5	Slow-Oscillator	Slow Oscillator Mode is used to disconnect the input reference crystal/clock on the XI pin and select the on-chip slow oscillator when the KSZ8051 device is not in use after power-up.	RW	0
Mode Enak	Mode Enable	1 = Enable 0 = Disable		
		This bit automatically sets software power down to the analog side when enabled.		
11.4:0	Reserved		RW	0_0000
Register 15h	- RXER Counter			
15.15:0	RXER Counter	Receive error counter for Symbol Error frames	RO/SC	0000h

Address	Name	Description	Mode <sup>(1)</sup>	Default
Register 16	h – Operation Mod	le Strap Override		
16.15:11	Reserved		RW	0000_0
16.10	Reserved		RO	0
16.9	B-CAST_OFF override	1 = Override strap-in for B-CAST_OFF If bit is '1', PHY Address 0 is non-broadcast.	RW	0
16.8	Reserved		RW	0
16.7	MII B-to-B override	1 = Override strap-in for MII Back-to-Back mode (set also bit 0 of this register to 1)	RW	0
16.6	Reserved		RW	0
16.5	NAND Tree override	1 = Override strap-in for NAND Tree mode	RW	0
16.4:1	Reserved		RW	0000
16.0	MII override	1 = Override strap-in for MII mode	RW	1
Register 17	h – Operation Mod	le Strap Status		
17.15:13	PHYAD[2:0] strap-in status	[000] = Strap to PHY Address 0 [001] = Strap to PHY Address 1 [010] = Strap to PHY Address 2 [011] = Strap to PHY Address 3 [100] = Strap to PHY Address 4 [101] = Strap to PHY Address 5 [110] = Strap to PHY Address 6 [111] = Strap to PHY Address 7	RO	
17.12:10	Reserved		RO	
17.9	B-CAST_OFF strap-in status	1 = Strap to B-CAST_OFF  If bit is '1', PHY Address 0 is non-broadcast.	RO	
17.8	Reserved		RO	
17.7	MII B-to-B strap-in status	1 = Strap to MII Back-to-Back mode	RO	
17.6	Reserved		RO	
17.5	NAND Tree strap-in status	1 = Strap to NAND Tree mode	RO	
17.4:1	Reserved		RO	
17.0	MII strap-in status	1 = Strap to MII mode	RO	

Address	Name	Description	Mode <sup>(1)</sup>	Default
Register 18h – Expanded Control				
18.15:12	Reserved		RW	0000
18.11	EDPD Disabled	Energy Detect Power Down mode  1 = Disable  0 = Enable	RW	1
18.10	100Base-TX Preamble Restore	1 = Restore received preamble to MII output (random latency)     0 = Consume 1-byte preamble before sending frame to MII output for fixed latency	RW	0
18.9:7	Reserved		RW	000
18.6	10Base-T Preamble Restore	1 = Restore received preamble to MII output     0 = Remove all 7-bytes of preamble before sending frame (starting with SFD) to MII output	RW	0
18.5:0	Reserved		RW	00_0000
Register 1Bh	n – Interrupt Contr	rol/Status		
1b.15	Jabber Interrupt Enable	1 = Enable Jabber Interrupt 0 = Disable Jabber Interrupt	RW	0
1b.14	Receive Error Interrupt Enable	1 = Enable Receive Error Interrupt 0 = Disable Receive Error Interrupt	RW	0
1b.13	Page Received Interrupt Enable	1 = Enable Page Received Interrupt 0 = Disable Page Received Interrupt	RW	0
1b.12	Parallel Detect Fault Interrupt Enable	1 = Enable Parallel Detect Fault Interrupt 0 = Disable Parallel Detect Fault Interrupt	RW	0
1b.11	Link Partner Acknowledge Interrupt Enable	1 = Enable Link Partner Acknowledge Interrupt     0 = Disable Link Partner Acknowledge     Interrupt	RW	0
1b.10	Link Down Interrupt Enable	1= Enable Link Down Interrupt 0 = Disable Link Down Interrupt	RW	0
1b.9	Remote Fault Interrupt Enable	1 = Enable Remote Fault Interrupt 0 = Disable Remote Fault Interrupt	RW	0
1b.8	Link Up Interrupt Enable	1 = Enable Link Up Interrupt 0 = Disable Link Up Interrupt	RW	0
1b.7	Jabber Interrupt	1 = Jabber occurred 0 = Jabber did not occurred	RO/SC	0
1b.6	Receive Error Interrupt	1 = Receive Error occurred 0 = Receive Error did not occurred	RO/SC	0

Address	Name	Description	Mode <sup>(1)</sup>	Default		
1b.5	Page Receive Interrupt	<ul><li>1 = Page Receive occurred</li><li>0 = Page Receive did not occurred</li></ul>	RO/SC	0		
1b.4	Parallel Detect Fault Interrupt	1 = Parallel Detect Fault occurred 0 = Parallel Detect Fault did not occurred	RO/SC	0		
1b.3	Link Partner Acknowledge Interrupt	1 = Link Partner Acknowledge occurred 0 = Link Partner Acknowledge did not occurred	RO/SC	0		
1b.2	Link Down Interrupt	1 = Link Down occurred 0 = Link Down did not occurred	RO/SC	0		
1b.1	Remote Fault Interrupt	1 = Remote Fault occurred 0 = Remote Fault did not occurred	RO/SC	0		
1b.0	Link Up Interrupt	1 = Link Up occurred 0 = Link Up did not occurred	RO/SC	0		
Register 1Dh	n – LinkMD <sup>®</sup> Contr	rol/Status	1			
1d.15	Cable Diagnostic Test Enable	<ul> <li>1 = Enable cable diagnostic test. After test has completed, this bit is self-cleared.</li> <li>0 = Indicates cable diagnostic test (if enabled) has completed and the status information is valid for read.</li> </ul>	RW/SC	0		
1d.14:13	Cable Diagnostic Test Result	<ul> <li>[00] = normal condition</li> <li>[01] = open condition has been detected in cable</li> <li>[10] = short condition has been detected in cable</li> <li>[11] = cable diagnostic test has failed</li> </ul>	RO	00		
1d.12	Short Cable Indicator	1 = Short cable (<10 meter) has been detected by LinkMD <sup>®</sup> .	RO	0		
1d.11:9	Reserved	by Linking .	RW	000		
1d.8:0	Cable Fault Counter	Distance to fault	RO	0_0000_0000		
Register 1Eh	Register 1Eh – PHY Control 1					
1e.15:10	Reserved		RO	0000_00		
1e.9	Enable Pause (Flow Control)	1 = Flow control capable 0 = No flow control capability	RO	0		
1e.8	Link Status	1 = Link is up 0 = Link is down	RO	0		
1e.7	Polarity Status	1 = Polarity is reversed 0 = Polarity is not reversed	RO			
1e.6	Reserved		RO	0		
1e.5	MDI/MDI-X State	1 = MDI-X 0 = MDI	RO			
1e.4	Energy Detect	1 = Presence of signal on receive differential pair     0 = No signal detected on receive differential pair	RO	0		

Address	Name	Description	Mode <sup>(1)</sup>	Default
1e.3	PHY Isolate	1 = PHY in isolate mode 0 = PHY in normal operation	RW	0
1e.2:0	Operation Mode Indication	[000] = still in auto-negotiation [001] = 10Base-T half-duplex [010] = 100Base-TX half-duplex [011] = reserved [100] = reserved [101] = 10Base-T full-duplex [110] = 100Base-TX full-duplex [111] = reserved	RO	000
Register 1Fh	- PHY Control 2			
1f:15	HP_MDIX	1 = HP Auto MDI/MDI-X mode 0 = Micrel Auto MDI/MDI-X mode	RW	1
1f:14	MDI/MDI-X Select	When Auto MDI/MDI-X is disabled,  1 = MDI-X Mode  Transmit on RXP,RXM (pins 10,9) and Receive on TXP,TXM (pins 12,11)  0 = MDI Mode  Transmit on TXP,TXM (pins 12,11) and Receive on RXP,RXM (pins 10,9)	RW	0
1f:13	Pair-Swap Disable	1 = Disable auto MDI/MDI-X 0 = Enable auto MDI/MDI-X	RW	0
1f.12	Reserved		RW	0
1f.11	Force Link	1 = Force link pass 0 = Normal link operation This bit bypasses the control logic and allow transmitter to send pattern even if there is no link.	RW	0
1f.10	Power Saving	1 = Enable power saving 0 = Disable power saving	RW	0
1f.9	Interrupt Level	1 = Interrupt pin active high 0 = Interrupt pin active low	RW	0
1f.8	Enable Jabber	1 = Enable jabber counter 0 = Disable jabber counter	RW	1
1f.7:6	Reserved		RW	00

## **Register Description (Continued)**

Address	Name	Description	Mode <sup>(1)</sup>	Default
		[00] = LED1 : Speed		
		LED0: Link/Activity		
1f.5:4	LED mode	[01] = LED1 : Activity LED0 : Link	RW	00
		[10], [11] = Reserved		
1f.3	Disable	1 = Disable transmitter	RW	0
11.3	Transmitter	0 = Enable transmitter	L AAA	O
1f.2	Remote Loop-back	1 = Remote (analog) loop back is enable	RW	0
		0 = Normal mode	H VV	
1f.1	Enable SQE Test	1 = Enable SQE test	DW	0
		0 = Disable SQE test	RW	
1f.0	Disable Data	1 = Disable scrambler	DW	0
	Scrambling	0 = Enable scrambler	RW	

#### Note:

1. RW = Read/Write.

RO = Read only.

SC = Self-cleared.

LH = Latch high.

LL = Latch low.

# Absolute Maximum Ratings<sup>(1)</sup>

#### 

# Operating Ratings<sup>(2)</sup>

Supply Voltage	
(V <sub>DDIO 3.3</sub> , V <sub>DDA 3.3</sub> )	+3.135V to +3.465V
(V <sub>DDIO 2.5</sub> )	+2.375V to +2.625V
(V <sub>DDIO</sub> 1.8)	+1.710V to +1.890V
Ambient Temperature	
(T <sub>A</sub> , Commercial)	0°C to +70°C
(T <sub>A</sub> , Industrial)	40°C to +85°C
Maximum Junction Temperature (	T <sub>J</sub> max.) 125°C
Thermal Resistance (θ <sub>JA</sub> )	76°C/W
Thermal Resistance (θ <sub>JC</sub> )	15°C/W

## **Electrical Characteristics**(3)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Supply C	urrent (V <sub>DDIO</sub> , V <sub>DDA_3.3</sub> = 3.3V) <sup>(4)</sup>		•			
I <sub>DD1</sub>	10Base-T	Full-duplex traffic @ 100% utilization		39.5		mA
I <sub>DD2</sub>	100Base-TX	Full-duplex traffic @ 100% utilization		48.9		mA
I <sub>DD3</sub>	Power Saving Mode	Ethernet cable disconnected (reg. 1F.10 = 1)		30.0		mA
I <sub>DD4</sub>	Power-Down Mode	Software power down (reg. 0.11 = 1)		2.0		mA
CMOS Le	vel Inputs					
		$V_{DDIO} = 3.3V$	2.0			V
$V_{IH}$	Input High Voltage	$V_{DDIO} = 2.5V$	1.8			V
		$V_{DDIO} = 1.8V$	1.3			V
		$V_{DDIO} = 3.3V$			0.8	V
$V_{IL}$	Input Low Voltage	$V_{DDIO} = 2.5V$			0.7	V
		$V_{DDIO} = 1.8V$			0.5	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = GND ~ VDDIO		-10	10	μ <b>A</b>
CMOS Le	vel Outputs	•	•		•	•
		$V_{DDIO} = 3.3V$	2.4			V
$V_{OH}$	Output High Voltage	V <sub>DDIO</sub> = 2.5V	2.0			V
		$V_{DDIO} = 1.8V$	1.5			V
		$V_{DDIO} = 3.3V$			0.4	V
$V_{OL}$	Output Low Voltage	V <sub>DDIO</sub> = 2.5V			0.4	V
		V <sub>DDIO</sub> = 1.8V			0.3	V
I <sub>oz</sub>	Output Tri-State Leakage				10	μ <b>A</b>
LED Outp	uts		-			
I <sub>LED</sub>	Output Drive Current	Each LED pin (LED0, LED1)		8		mA
Strapping	Pins					
		$V_{DDIO} = 3.3V$	29	43	76	ΚΩ
pu	Internal Pull-Up Resistance	$V_{DDIO} = 2.5V$	37	59	102	ΚΩ
		$V_{DDIO} = 1.8V$	57	100	187	ΚΩ
		$V_{DDIO} = 3.3V$	27	43	76	ΚΩ
pd	Internal Pull-Down Resistance	$V_{DDIO} = 2.5V$	35	60	110	ΚΩ
		$V_{DDIO} = 1.8V$	55	100	190	ΚΩ

# **Electrical Characteristics**(3) (Continued)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
100Base-	TX Transmit (measured differentia	ally after 1:1 transformer)	•		•	
Vo	Peak Differential Output Voltage	$100\Omega$ termination across differential output	0.95		1.05	V
V <sub>IMB</sub>	Output Voltage Imbalance	$100\Omega$ termination across differential output			2	%
	Rise/Fall Time		3		5	ns
	Rise/Fall Time Imbalance		0		0.5	ns
$t_r, t_f$	Duty Cycle Distortion				<u>+</u> 0.25	ns
	Overshoot				5	%
V <sub>SET</sub>	Reference Voltage of ISET			0.65		V
	Output Jitter	Peak-to-peak		0.7	1.4	ns
10Base-T	Transmit (measured differentially	r after 1:1 transformer)		_		
V <sub>P</sub>	Peak Differential Output Voltage	$100\Omega$ termination across differential output	2.2		2.8	V
	Jitter Added	Peak-to-peak			3.5	ns
t <sub>r</sub> , t <sub>f</sub>	Rise/Fall Time			25		ns
10Base-T	Receive		•	•	•	
V <sub>SQ</sub>	Squelch Threshold	5MHz square wave		400		mV

#### Notes:

- 2. The device is not guaranteed to function outside its operating rating.
- 3.  $T_A = 25$ °C. Specification is for packaged product only.
- Current consumption is for the single 3.3V supply KSZ8051MLL device only, and includes the transmit driver current and the 1.2V supply voltage (V<sub>DD\_1.2</sub>) that are supplied by the KSZ8051MLL.

July 2010 38 M9999-071210-1.0

<sup>1.</sup> Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

# **Timing Diagrams**

#### MII SQE Timing (10Base-T)




Figure 7. MII SQE Timing (10Base-T)

Timing Parameter	Description	Min.	Тур.	Max.	Unit
t <sub>P</sub>	TXC period		400		ns
t <sub>WL</sub>	TXC pulse width low		200		ns
t <sub>WH</sub>	TXC pulse width high		200		ns
t <sub>SQE</sub>	COL (SQE) delay after TXEN de-asserted		1.8		us
tsqep	COL (SQE) pulse duration		1.0		us

Table 7. MII SQE Timing (10Base-T) Parameters

## MII Transmit Timing (10Base-T)




Figure 8. MII Transmit Timing (10Base-T)

Timing Parameter	r Description		Тур.	Max.	Unit
t <sub>P</sub>	TXC period		400		ns
t <sub>WL</sub>	TXC pulse width low		200		ns
t <sub>WH</sub>	TXC pulse width high		200		ns
t <sub>SU1</sub>	TXD[3:0] setup to rising edge of TXC	120			ns
t <sub>SU2</sub>	TXEN setup to rising edge of TXC	120			ns
t <sub>HD1</sub>	TXD[3:0] hold from rising edge of TXC	0			ns
t <sub>HD2</sub>	TXEN hold from rising edge of TXC	0			ns
t <sub>CRS1</sub>	TXEN high to CRS asserted latency		200		ns
t <sub>CRS2</sub>	TXEN low to CRS de-asserted latency		550		ns

Table 8. MII Transmit Timing (10Base-T) Parameters

## MII Receive Timing (10Base-T)




Figure 9. MII Receive Timing (10Base-T)

Timing Parameter	Description	Min.	Тур.	Max.	Unit
t <sub>P</sub>	RXC period		400		ns
t <sub>WL</sub>	RXC pulse width low		200		ns
twн	RXC pulse width high		200		ns
t <sub>OD</sub>	(RXDV, RXD[3:0], RXER) output delay from rising edge of RXC		185		ns
t <sub>RLAT</sub>	CRS to (RXDV, RXD[3:0]) latency		6.5		us

Table 9. MII Receive Timing (10Base-T) Parameters

## MII Transmit Timing (100Base-TX)




Figure 10. MII Transmit Timing (100Base-TX)

Timing Parameter	Description		Тур.	Max.	Unit
t <sub>P</sub>	TXC period		40		ns
t <sub>WL</sub>	TXC pulse width low		20		ns
twH	TXC pulse width high		20		ns
t <sub>SU1</sub>	TXD[3:0] setup to rising edge of TXC	10			ns
t <sub>SU2</sub>	TXEN setup to rising edge of TXC	10			ns
t <sub>HD1</sub>	TXD[3:0] hold from rising edge of TXC	0			ns
t <sub>HD2</sub>	TXEN hold from rising edge of TXC	0			ns
t <sub>CRS1</sub>	TXEN high to CRS asserted latency		35		ns
t <sub>CRS2</sub>	TXEN low to CRS de-asserted latency		36		ns

Table 10. MII Transmit Timing (100Base-TX) Parameters

#### MII Receive Timing (100Base-TX)




Figure 11. MII Receive Timing (100Base-TX)

Timing Parameter	Description	Min.	Тур.	Max.	Unit
t <sub>P</sub>	RXC period		40		ns
t <sub>WL</sub>	RXC pulse width low		20		ns
twн	RXC pulse width high		20		ns
t <sub>OD</sub>	(RXDV, RXD[3:0], RXER) output delay from rising edge of RXC		23		ns
t <sub>RLAT</sub>	CRS to (RXDV, RXD[3:0] latency		130		ns

Table 11. MII Receive Timing (100Base-TX) Parameters

#### **Auto-Negotiation Timing**




Figure 12. Auto-Negotiation Fast Link Pulse (FLP) Timing

Timing Parameter	Description	Min.	Тур.	Max.	Units
t <sub>BTB</sub>	FLP Burst to FLP Burst	8	16	24	ms
t <sub>FLPW</sub>	FLP Burst width		2		ms
t <sub>PW</sub>	Clock/Data Pulse width		100		ns
t <sub>CTD</sub>	Clock Pulse to Data Pulse	55.5	64	69.5	μs
t <sub>CTC</sub>	Clock Pulse to Clock Pulse	111	128	139	μs
	Number of Clock/Data Pulse per FLP Burst	17		33	

Table 12. Auto-Negotiation Fast Link Pulse (FLP) Timing Parameters

#### **MDC/MDIO Timing**




Figure 13. MDC/MDIO Timing

Timing Parameter	Description	Min.	Тур.	Max.	Unit
t <sub>P</sub>	MDC period		400		ns
t <sub>MD1</sub>	MDIO (PHY input) setup to rising edge of MDC	10			ns
t <sub>MD2</sub>	MDIO (PHY input) hold from rising edge of MDC	4			ns
	MDIO (PHY output) delay from rising edge of MDC		*		
t <sub>MD3</sub>	* [can vary with MDC clock frequency]				ns

Table 13. MDC/MDIO Timing Parameters

#### **Reset Timing**

The KSZ8051MLL reset timing requirement is summarized in Figure 14 and Table 14.




Figure 14. Reset Timing

Parameter	Description	Min.	Max.	Units
t <sub>sr</sub>	Stable supply voltage (V <sub>DDIO</sub> , V <sub>DDA_3.3</sub> ) to reset high	10		ms
t <sub>cs</sub>	Configuration setup time	5		ns
t <sub>ch</sub>	Configuration hold time	5		ns
t <sub>rc</sub>	Reset to strap-in pin output	6		ns

**Table 14. Reset Timing Parameters** 

After the de-assertion of reset, it is recommended to wait a minimum of 100µs before starting programming on the MIIM (MDC/MDIO) Interface.

July 2010 46 M9999-071210-1.0

#### **Reset Circuit**

Figure 15 shows a reset circuit recommended for powering up the KSZ8051MLL if reset is triggered by the power supply.




Figure 15. Recommended Reset Circuit

Figure 16 represents a reset circuit recommended for applications where reset is driven by another device (e.g., CPU or FPGA). At power-on-reset, R, C and D1 provide the necessary ramp rise time to reset the KSZ8051MLL device. The RST OUT n from CPU/FPGA provides the warm reset after power up.




Figure 16. Recommended Reset Circuit for interfacing with CPU/FPGA Reset Output

July 2010 47 M9999-071210-1.0

## **Reference Circuits for LED Strapping Pins**

The pull-up, float and pull-down reference circuits for the LED1/SPEED and LED0/NWAYEN strapping pins are shown in Figure 17.




Figure 17. Reference Circuits for LED Strapping Pins

## **Magnetics Specification**

A 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common-mode chokes is recommended for exceeding FCC requirements.

Table 15 and Table 16 list recommended magnetic characteristics and qualified magnetics for the KSZ8051MLL.

Parameter	Value	Test Condition
Turns ratio	1 CT : 1 CT	
Open-circuit inductance (min.)	350μH	100mV, 100kHz, 8mA
Insertion loss (max.)	-1.0dB	100kHz – 100MHz
HIPOT (min.)	1500Vrms	

**Table 15. Magnetics Selection Criteria** 

Magnetic Manufacturer	Part Number	Auto MDI-X	Number of Port
Bel Fuse	S558-5999-U7	Yes	1
Bel Fuse (Mag Jack)	SI-46001-F	Yes	1
Bel Fuse (Mag Jack)	SI-50170-F	Yes	1
Delta	LF8505	Yes	1
LANKom	LF-H41S-1	Yes	1
Pulse	H1102	Yes	1
Pulse (low cost)	H1260	Yes	1
Transpower	HB726	Yes	1
TDK (Mag Jack)	TLA-6T718A	Yes	1

Table 16. Qualified Single Port 10/100 Magnetics

#### Reference Clock - Connection and Selection

A crystal or external clock source, such as an oscillator, is used to provide the reference clock for the KSZ8051MLL. For the KSZ8051MLL in all operating modes, the reference clock is 25MHz. The reference clock connections to XI (Pin 15) and XO (Pin 14), and the reference clock selection criteria are provided in Figure 18 and Table 17.





Figure 18. 25MHz Crystal / Oscillator Reference Clock Connection


Characteristics	Value	Units		
Frequency	25	MHz		
Frequency tolerance (max)	±50	ppm		

Table 17. 25MHz Crystal / Reference Clock Selection Criteria

### **Package Information**








CVALDOL	DIMENSION IN MM			DIMENSION IN INCH		
SYMBOL	MIN.	NOM	MAX.	MIN.	NOM	MAX.
Α			1.60			0.063
A1	0.05		0.15	0.002		0.006
A2	1.35	1.40	1.45 0.053 0.055		0.055	0.057
D	8.90	9.00	9.10	0.350	0.354	0.358
D1	6.90	7.00	7.10	0.272	0.276	0.280
E	8.90	9.00	9.10	0.350	0.354	0.358
E1	6.90	7.00	7.10	0.272	0.276	0.280
С	C	.129 TY	P.	0.007 TYP.		
c1	0.127 TYP.			0.005 TYP.		
L	0.50	0.60	0.70	0.020 0.024		0.028
L1	1.00 REF.			(	0.039 RE	ĒF.
θ	0	3.5	7	0	3.5	7
JEDEC						

	b (MM)			b1 (ММ)		e (MM)			JEDEC	
N	MIN.	NOM	MAX.	MIN.	NOM	MAX.	MIN.	NOM	MAX.	
48L	0.19	0.22	0.25	0.17	0.20	0.23	0.50 BSC.			



48-Pin (7mm x 7mm) LQFP

Note: ALL DIMENSIONS ARE IN MILLIMETERS.

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2010 Micrel, Incorporated.