



Sample &

Buv





Texas Instruments

SN74LVCHR16245A


SCAS582Q-NOVEMBER 1996-REVISED OCTOBER 2014

## SN74LVCHR16245A 16-Bit Bus Transceiver With 3-State Outputs

#### **Features** 1

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 4.8 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V  $V_{CC}$ )
- Bus Hold on Data Inputs Eliminates the Need for External Pullup or Pulldown Resistors
- All Outputs Have Equivalent 26-Ω Series • Resistors, So No External Resistors Are Required
- Ioff Supports Live Insertion, Partial Power-Down • Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA ٠ Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model
  - 200-V Machine Model

#### Simplified Schematic 4



**To Seven Other Channels** 

#### 2 Applications

- **Telecom Infrastructures**
- Industrial Transport
- Wireless Infrastructures
- Servers
- Tests and Measurements

#### Description 3


This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVCHR16245A device is designed for asynchronous communication between data buses. The implementation control-function minimizes external-timing requirements.

Device	Inform	ation <sup>(1)</sup>
--------	--------	----------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LVCHR16245A	TSSOP (48)	12.50 mm × 6.10 mm
	SSOP (48)	15.88 mm × 7.49 mm
	TVSOP (48)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**To Seven Other Channels** 



2

### 

### **Table of Contents**

1

•		
2	Арр	lications 1
3	Des	cription 1
4	Sim	plified Schematic1
5		ision History2
6		Configuration and Functions 3
7	Spe	cifications
	7.1	Absolute Maximum Ratings6
	7.2	Handling Ratings
	7.3	Recommended Operating Conditions
	7.4	Thermal Information 7
	7.5	Electrical Characteristics
	7.6	Switching Characteristics 9
	7.7	Operating Characteristics9
	7.8	Typical Characteristics 9
8	Para	ameter Measurement Information 10
9	Deta	ailed Description 11

Changes from Revision P (December 2005) to Revision Q

5 Revision History	y
--------------------	---

Features

	9.1	Overview 11
	9.2	Functional Block Diagram 11
	9.3	Feature Description 12
	9.4	Device Functional Modes 12
10	Арр	lication and Implementation 13
	10.1	Application Information 13
	10.2	Typical Application 13
11	Pow	er Supply Recommendations 15
12	Layo	out
	12.1	Layout Guidelines 15
	12.2	Layout Example 15
13	Devi	ice and Documentation Support 16
	13.1	Trademarks 16
	13.2	Electrostatic Discharge Caution
	13.3	Glossary
14	Mec	hanical, Packaging, and Orderable
	Infor	mation 16

Updated document to new TI data sheet format......1 Added Applications......1 

www.ti.com

Page



# 6 Pin Configuration and Functions

, _	(TOP VI	EW)
1DIR [	1	48] 1 <del>0E</del>
1B1 [	2	47] 1A1
1B2 [	3	46] 1A2
GND [ 1B3 [	4	45 GND 44 1A3
1B4 [	6	43 1A4
V <sub>CC</sub> [	7	42 V <sub>CC</sub>
1B5 [	8	41 1A5
1B6 [	9	40 1A6
GND [	10	39 GND
1B7 [	11	38 1A7
1B8 [	12	37 ] 1A8
2B1 [	13	36 ] 2A1
2B2 [	14	35 ] 2A2
GND [	15	34 ] GND
2B3 [	16	33 2A3
2B4 [	17	32 2A3
V <sub>CC</sub> [	18	31 V <sub>CC</sub>
2B5 [	19	30 2A5
2B6	20 21	29 2A6
GND [ 2B7 [	22	27 2A7
2B8 [	23	26 2A8
2DIR [	24	25 2 <del>0E</del>

DGG, DGV, OR DL PACKAGE

#### **Pin Functions**

F	PIN	I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1DIR	I	Direction pin 1
2	1B1	I/O	1B1 input or output
3	1B2	I/O	1B2 input or output
4	GND	—	Ground pin
5	1B3	I/O	1B3 input or output
6	1B4	I/O	1B4 input or output
7	V <sub>CC</sub>	—	Power pin
8	1B5	I/O	1B5 input or output
9	1B6	I/O	1B6 input or output
10	GND	—	Ground pin
11	1B7	I/O	1B7 input or output
12	1B8	I/O	1B8 input or output
13	2B1	I/O	2B1 input or output
14	2B2	I/O	2B2 input or output
15	GND	—	Ground pin
16	2B3	I/O	2B3 input or output
17	2B4	I/O	2B4 input or output
18	V <sub>CC</sub>		Power pin

Copyright © 1996–2014, Texas Instruments Incorporated

#### TEXAS INSTRUMENTS

www.ti.com

PIN NO. NAME		1/0	DECODIDITION
		I/O	DESCRIPTION
19	2B5	I/O	2B5 input or output
20	2B6	I/O	2B6 input or output
21	GND	_	Ground pin
22	2B7	I/O	2B7 input or output
23	2B8	I/O	2B8 input or output
24	2DIR	I	Direction pin 2
25	2OE	I	Output Enable 2
26	2A8	I/O	2A8 input or output
27	2A7	I/O	2A7 input or output
28	GND	_	Ground pin
29	2A6	I/O	2A6 input or output
30	2A5	I/O	2A5 input or output
31	V <sub>CC</sub>	_	Power pin
32	2A4	I/O	2A4 input or output
33	2A3	I/O	2A3 input or output
34	GND	_	Ground pin
35	2A2	I/O	2A2 input or output
36	2A1	I/O	2A1 input or output
37	1A8	I/O	1A8 input or output
38	1A7	I/O	1A7 input or output
39	GND	_	Ground pin
40	1A6	I/O	1A6 input or output
41	1A5	I/O	1A5 input or output
42	V <sub>CC</sub>		Power pin
43	1A4	I/O	1A4 input or output
44	1A3	I/O	1A3 input or output
45	GND	_	Ground pin
46	1A2	I/O	1A2 input or output
47	1A1	I/O	1A1 input or output
48	1 <del>0E</del>	I	Output Enable 1


### Pin Functions (continued)



#### Table 1. Pin Assignments<sup>(1)</sup> (56-Ball GQL or ZQL Package)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <del>0E</del>
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V <sub>CC</sub>	V <sub>CC</sub>	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
К	2DIR	NC	NC	NC	NC	2 <mark>0E</mark>

(1) NC - No internal connection



#### Table 2. Pin Assignments<sup>(1)</sup> (54-Ball GRD or ZRD Package)

	1	2	3	4	5	6
Α	1B1	NC	1DIR	10E	NC	1A1
В	1B3	1B2	NC	NC	1A2	1A3
С	1B5	1B4	V <sub>CC</sub>	V <sub>CC</sub>	1A4	1A5
D	1B7	1B6	GND	GND	1A6	1A7
E	2B1	1B8	GND	GND	1A8	2A1
F	2B3	2B2	GND	GND	2A2	2A3
G	2B5	2B4	V <sub>CC</sub>	V <sub>CC</sub>	2A4	2A5
н	2B7	2B6	NC	NC	2A6	2A7
J	2B8	NC	2DIR	2 <del>0E</del>	NC	2A8

(1) NC - No internal connection

Copyright © 1996–2014, Texas Instruments Incorporated

SCAS582Q-NOVEMBER 1996-REVISED OCTOBER 2014

TEXAS INSTRUMENTS

www.ti.com

#### 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-in	npedance or power-off state <sup>(2)</sup>	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or	Voltage range applied to any output in the high or low state <sup>(2)(3)</sup>		$V_{CC} + 0.5$	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ or GND			±100	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the *Recommended Operating Conditions* table.

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	°C
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all $pins^{(1)}$	0	2000	M	
	6	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Copyright © 1996–2014, Texas Instruments Incorporated



#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	3.6	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
V <sub>IH</sub>	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
	Supply voltage         High-level input voltage         Low-level input voltage         Input voltage         Output voltage         High-level output current         Low-level output current	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	5.5	V
v	Output uskans	High or low state	0	V <sub>CC</sub>	V
Vo	Output voltage	3-state	0	5.5	v
		V <sub>CC</sub> = 1.65 V		-2	
		V <sub>CC</sub> = 2.3 V		-4	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-8	mA
		$V_{CC} = 3 V$		-12	
		V <sub>CC</sub> = 1.65 V		2	
		V <sub>CC</sub> = 2.3 V		4	
I <sub>OL</sub> Low-le	Low-level output current	V <sub>CC</sub> = 2.7 V		mA	
		V <sub>CC</sub> = 3 V		12	
Δt/Δv	Input transition rise or fall rate	·		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

#### 7.4 Thermal Information

		S	SN74LVCHR16245A					
	THERMAL METRIC <sup>(1)</sup>	DGG	DGG DGV DL					
			48 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.3	78.4	68.4				
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	17.6	30.7	34.7				
$R_{\theta JB}$	Junction-to-board thermal resistance	31.5	41.8	41.0	°C/W			
$\Psi_{JT}$	Junction-to-top characterization parameter	1.1	3.8	12.3				
$\Psi_{JB}$	Junction-to-board characterization parameter	31.2	41.3	40.4				

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### SN74LVCHR16245A

SCAS582Q-NOVEMBER 1996-REVISED OCTOBER 2014

www.ti.com

ISTRUMENTS

EXAS

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT		
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	$V_{CC} - 0.2$				
I <sub>l(hold)</sub> A or B port	$I_{OH} = -2 \text{ mA}$		1.65 V	1.2					
			2.3 V	1.7					
	$I_{OH} = -4 \text{ mA}$		2.7 V	2.2		V			
		$I_{OH} = -6 \text{ mA}$		3 V	2.4				
		$I_{OH} = -8 \text{ mA}$		2.7 V	2				
		I <sub>OH</sub> = -12 mA		3 V	2				
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		0.2			
		I <sub>OL</sub> = 2 mA		1.65 V		0.45			
		1 1 0		2.3 V		0.7			
V <sub>OL</sub>	$I_{OL} = 4 \text{ mA}$		2.7 V		0.4	4 V			
		I <sub>OL</sub> = 6 mA		3 V		0.55			
	I <sub>OL</sub> = 8 mA		2.7 V		0.6				
		I <sub>OL</sub> = 12 mA		3 V		0.8			
I <sub>I</sub>	Control inputs	V <sub>I</sub> = 0 to 5.5 V		3.6 V		±5	μΑ		
		$V_1 = 0.58 V$		1.05.1/	15				
		V <sub>I</sub> = 1.07 V		1.65 V	-15	0.6 0.8 ±5 15 -15 45 -45 75			
	Control inputs hold) A or B port	V <sub>1</sub> = 0.7 V		0.0.1/	45		1		
I <sub>I(hold)</sub>	A or B port	V <sub>I</sub> = 1.7 V		2.3 V	-45		μA		
		V <sub>1</sub> = 0.8 V		2.14	75	$     \begin{array}{r}       1.2 \\       1.7 \\       2.2 \\       2.4 \\       2 \\       2 \\       2 \\       0.2 \\       0.45 \\       0.45 \\       0.45 \\       0.55 \\       0.6 \\       0.8 \\       \pm5 \\       15 \\       -15 \\       45 \\       -45 \\     \end{array} $			
		V <sub>1</sub> = 2 V		3 V	-75				
		$V_1 = 0$ to 3.6 V <sup>(2)</sup>		3.6 V		±500			
I <sub>off</sub>		$V_{\rm I}$ or $V_{\rm O}$ = 5.5 V		0		±10	μΑ		
$I_{OZ}^{(3)}$		$V_{O} = 0$ V or ( $V_{CC}$ to 5.5 V)		2.3 V to 3.6 V		±5	μA		
		$V_{I} = V_{CC}$ or GND		3.6 V		20			
ICC		$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(4)}$	$I_{O} = 0$	3.0 V		20	μA		
ΔI <sub>CC</sub>		One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND 2.7 V to 3.6 V		500	μΑ				
Ci	Control inputs	$V_{I} = V_{CC}$ or GND		3.3 V		3	pF		
Cio	A or B port	$V_{O} = V_{CC}$ or GND		3.3 V		12	pF		

(1)

All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

For the total leakage current in an I/O port, please consult the  $I_{I(hold)}$  specification for the input voltage condition 0 V < V<sub>I</sub> < V<sub>CC</sub>, and the  $I_{OZ}$  specification for the input voltage conditions V<sub>I</sub> = 0 V or V<sub>I</sub> = V<sub>CC</sub> to 5.5 V. The bus-hold current, at input voltages greater than V<sub>CC</sub>, (3) is negligible.

(4) This applies in the disabled state only.

Copyright © 1996–2014, Texas Instruments Incorporated



#### 7.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1	1.8 V 5 V	V <sub>CC</sub> = 2 ± 0.2	2.5 V 2 V	V <sub>CC</sub> = 2	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 8 V	UNIT
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A	1	12.5	1	9.5	1	5.7	1.5	4.8	ns
t <sub>en</sub>	OE	A or B	1	15.8	1	12.2	1	7.9	1.5	6.3	ns
t <sub>dis</sub>	OE	A or B	1	19.2	1	11.9	1	8.3	2.2	7.4	ns

### 7.7 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT		
0	Power dissipation capacitance	Outputs enabled	f 10 MU	36	36	39	~ <b>F</b>	
C <sub>pd</sub>	per transceiver	Outputs disabled	f = 10 MHz	3	3	4	pF	

### 7.8 Typical Characteristics






#### SN74LVCHR16245A SCAS582Q-NOVEMBER 1996-REVISED OCTOBER 2014

www.ti.com

#### 8 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- D. The outputs are measured one at a time, w
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- $\begin{array}{ll} \mbox{F.} & t_{PZL} \mbox{ and } t_{PZH} \mbox{ are the same as } t_{en}. \\ \mbox{G.} & t_{PLH} \mbox{ and } t_{PHL} \mbox{ are the same as } t_{pd}. \end{array}$
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms



### 9 Detailed Description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVCHR16245A device is designed for asynchronous communication between data buses. The control-function implementation minimizes external-timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can disable the device so that the buses are effectively isolated.

All outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  series resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the <u>bus</u>-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by OE or DIR.

#### 9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

SN74LVCHR16245A

SCAS582Q - NOVEMBER 1996 - REVISED OCTOBER 2014

#### SN74LVCHR16245A

SCAS582Q-NOVEMBER 1996-REVISED OCTOBER 2014



www.ti.com

#### 9.3 Feature Description

- Wide operating voltage range
- Operates from 1.65 V to 3.6 V
- Allows down voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when  $V_{\text{CC}}$  is 0 V
- All outputs have equivalent 26-Ω series resistors, so no external resistors are required
- · Bus hold on data inputs eliminates the need for external pullup or pulldown resistors

#### 9.4 Device Functional Modes

# Table 3. Function Table<sup>(1)</sup>(Each 8-bit Section)

CONTRO	L INPUTS	OUTPUT C	CIRCUITS	OPERATION
ŌĒ	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
н	х	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os always are active.



### 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

The SN74LVCHR16245A device is a 16-bit bidirectional transceiver. This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated. The device has 5.5-V tolerant inputs at any valid V<sub>CC</sub> which allows the device to be used in multi-power systems and used for down translation. All outputs have equivalent 26- $\Omega$  series resistors, so no external resistors are required. The Bus Hold feature eliminates the need for external pullup or pulldown resistors on unused or floating inputs.

#### **10.2 Typical Application**




Figure 5. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.




#### **Typical Application (continued)**

### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - Rise time and fall time specifications, see Δt/ΔV in the *Recommended Operating Conditions* table.
  - Specified high and low levels, see  $V_{IH}$  and  $V_{IL}$  in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions:
  - Load currents should not exceed 50 mA per output and 100 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

#### 10.2.3 Application Curves





#### **11** Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple V<sub>CC</sub> pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 12.2 Layout Example




Figure 7. Layout Diagram

### 13 Device and Documentation Support

### 13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### **13.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com



22-Jan-2021

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVCHR162245ADLG4	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LVCHR162245A, LVC HR16245A)	Samples
74LVCHR16245AGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCHR16245A	Samples
SN74LVCHR162245ADL	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LVCHR162245A, LVC HR16245A)	Samples
SN74LVCHR16245AGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCHR16245A	Samples
SN74LVCHR16245ALR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LVCHR162245A, LVC HR16245A)	Samples
SN74LVCHR16245AVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LDR245A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

22-Jan-2021

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCHR16245AGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVCHR16245ALR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVCHR16245AVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1



## PACKAGE MATERIALS INFORMATION

3-Jun-2022




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCHR16245AGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVCHR16245ALR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVCHR16245AVR	TVSOP	DGV	48	2000	356.0	356.0	35.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



### **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153


14/16/20/56 Pins – MO-194



# **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




# **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGG0048A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.




### **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated