Octal 3-State Noninverting Buffer/Line Driver/ Line Receiver with LSTTL-Compatible Inputs

High-Performance Silicon-Gate CMOS

The MC74HCT241A is identical in pinout to the LS241. This device may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs. The HCT241A is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The device has non-inverted outputs and two output enables. Enable A is active-low and Enable B is active-high.

The HCT241A is similar in function to the HCT244. See also HCT240.

Features

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 118 FETs or 29.5 Equivalent Gates
- Pb-Free Packages are Available*



ON Semiconductor®

http://onsemi.com



PDIP-20 N SUFFIX CASE 738



SOIC-20W DW SUFFIX CASE 751D




TSSOP-20 DT SUFFIX CASE 948E

ORDERING INFORMATION

See detailed ordering, shipping information, and marking information in the package dimensions section on page 6 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

LOGIC DIAGRAM



PIN ASSIGNMENT

| ENABLE A | 1● | 20 | v _{cc} |
|----------|----|----|-----------------|
| A1 [| 2 | 19 | ENABLE B |
| YB4 [| 3 | 18 | YA1 |
| A2 [| 4 | 17 |] B4 |
| YB3 [| 5 | 16 | YA2 |
| A3 [| 6 | 15 |] вз |
| YB2 [| 7 | 14 | YA3 |
| A4 [| 8 | 13 |] B2 |
| YB1 [| 9 | 12 | YA4 |
| GND [| 10 | 11 | В1 |

FUNCTION TABLE

| Inpu | Output | |
|----------|--------|----|
| Enable A | Α | YA |
| L | L | L |
| L | Н | Н |
| Н | Х | Z |

| Inpu | Output | |
|----------|--------|----|
| Enable B | В | YB |
| Н | L | L |
| Н | Н | Н |
| L | Х | Z |

Z = high impedance X = don't care

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|---|----------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | - 0.5 to + 7.0 | V |
| V _{in} | DC Input Voltage (Referenced to GND) | -0.5 to V_{CC} + 0.5 | V |
| V _{out} | DC Output Voltage (Referenced to GND) | $-$ 0.5 to V_{CC} + 0.5 | V |
| I _{in} | DC Input Current, per Pin | ± 20 | mA |
| I _{out} | DC Output Current, per Pin | ± 35 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ± 75 | mA |
| P _D | Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package† | 750 500 | mW |
| T _{stg} | Storage Temperature | - 65 to + 150 | °C |
| T _L | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP) | 260 300 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C Ceramic DIP: – 10 mW/°C from 100° to 125°C

SOIC Package: $-~7~\text{mW}/^{\circ}\text{C}$ from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------------------------|--|------|-----------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | 4.5 | 5.5 | V |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | - 55 | + 125 | °C |
| t _r , t _f | Input Rise and Fall Time (Figure 1) | 0 | 500 | ns |

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| | | | | Gu | Guaranteed Limit | | |
|-----------------|---|--|-----------------|-----------------|------------------|-------------|------|
| Symbol | Parameter | Test Conditions | v _{cc} | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | V_{out} = 0.1 V or V_{CC} – 0.1 V $ I_{out} \le 20 \mu A$ | 4.5 5.5 | 2 2 | 2 2 | 2 2 | V |
| V_{IL} | Maximum Low-Level Input Voltage | V_{out} = 0.1 V or V_{CC} – 0.1 V $\left I_{out}\right \le 20 \ \mu A$ | 4.5 5.5 | 0.8 0.8 | 0.8 0.8 | 0 8 0.8 | V |
| V _{OH} | Minimum High-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$ | 4.5 5.5 | 4.4 5.4 | 4.4 5.4 | 4.4 5.4 | V |
| | | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6 \text{ mA}$ | 4.5 | 3.98 | 3.84 | 3.7 | |
| V _{OL} | Maximum Low-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$ | 4.5 5.5 | 0.1 0.1 | 0.1 0.1 | 0.1 0.1 | V |
| | | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6 \text{ mA}$ | 4.5 | 0.26 | 0.33 | 0.4 | |
| I _{in} | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 5.5 | ± 0.1 | ± 1.0 | ± 1.0 | μΑ |
| I _{OZ} | Maximum Three-State Leakage Current | Output in High-Impedance State $V_{in} = V_{IL}$ or V_{IH} $V_{out} = V_{CC}$ or GND | 5.5 | ± 0.5 | ± 5.0 | ± 10 | μА |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | V _{in} = V _{CC} or GND I _{out} = 0 μA | 5.5 | 4 | 40 | 160 | μΑ |
| ΔI_{CC} | Additional Quiescent Supply Current | V _{in} = 2.4 V, Any One Input V _{in} = V _{CC} or GND, Other Inputs | | ≥ -55 ° | C 25 | °C to 125°C | |
| | | $I_{out} = 0 \mu A$ | 5.5 | 2.9 | | 2.4 | mA |

^{1.} Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

AC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5.0 V \pm 10%, C $_{L}$ = 50 pF, Input t_{r} = t_{f} = 6 ns)

| | | Guaranteed Limit | | | |
|--|---|------------------|----------------|---------|------|
| Symbol | Parameter | – 55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 3) | 23 | 29 | 35 | ns |
| t _{PLZ} , t _{PHZ} | Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4) | 30 | 38 | 45 | ns |
| t _{PZL} , t _{PZH} | Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4) | 26 | 33 | 39 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 1 and 3) | 12 | 15 | 18 | ns |
| C _{in} | Maximum Input Capacitance | 10 | 10 | 10 | pF |
| C _{out} | Maximum Three-State Output Capacitance (Output in High-Impedance State) | 15 | 15 | 15 | pF |

| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|-----------------|---|---|----|
| C _{PD} | Power Dissipation Capacitance (Per Enabled Output)* | 55 | pF |

^{*}Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

SWITCHING WAVEFORMS




Figure 1.






Figure 2.



*Includes all probe and jig capacitance


Figure 3. Test Circuit



*Includes all probe and jig capacitance

Figure 4. Test Circuit

LOGIC DETAIL



ORDERING INFORMATION


| Device | Package | Shipping [†] |
|------------------|----------------------|-----------------------|
| MC74HCT241ANG | PDIP-20 (Pb-Free) | 18 Units / Rail |
| MC74HCT241ADWG | SOIC-20 (Pb-Free) | 38 Units / Rail |
| MC74HCT241ADWR2G | SOIC-20 (Pb-Free) | 1000 / Tape & Reel |
| MC74HCT241ADTG | TSSOP-20* | 75 Units / Rail |
| MC74HCT241ADTR2G | TSSOP-20* | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


MARKING DIAGRAMS

PDIP-20

 SOIC-20W



TSSOP-20



A = Assembly Location

WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or = Pb-Free Package
(Note: Microdot may be in either location)

^{*}These packages are inherently Pb-Free.






SOIC-20 WB CASE 751D-05 **ISSUE H**

DATE 22 APR 2015


SCALE 1:1



- DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


| | MILLIMETERS | | | | |
|-----|-------------|-------|--|--|--|
| DIM | MIN | MAX | | | |
| Α | 2.35 | 2.65 | | | |
| A1 | 0.10 | 0.25 | | | |
| b | 0.35 | 0.49 | | | |
| С | 0.23 | 0.32 | | | |
| D | 12.65 | 12.95 | | | |
| E | 7.40 | 7.60 | | | |
| е | 1.27 | BSC | | | |
| Н | 10.05 | 10.55 | | | |
| h | 0.25 | 0.75 | | | |
| L | 0.50 | 0.90 | | | |
| A | 0 0 | 7 0 | | | |

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|--|-------------|--|
| DESCRIPTION: | SOIC-20 WB | | PAGE 1 OF 1 | |


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.


^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



TSSOP-20 WB CASE 948E ISSUE D


DATE 17 FEB 2016





SOLDERING FOOTPRINT

- 7.06




NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
- (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-

| | MILLIMETERS | | INC | HES |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 6.40 | 6.60 | 0.252 | 0.260 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| С | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 | BSC | 0.026 | BSC |
| Н | 0.27 | 0.37 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 | BSC | 0.252 BSC | |
| M | 0° | 8° | 0° | 8° |

GENERIC MARKING DIAGRAM*



= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | TSSOP-20 WB | | PAGE 1 OF 1 |

DIMENSIONS: MILLIMETERS

0.65

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

0.36

16X

1.26

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales