



Order

Now







SLLSF19-DECEMBER 2017

TCAN4420

TCAN4420 CAN Transceiver with Polarity Control

Features 1

- Meets the Requirements of the ISO 11898-2 (2016) Physical Layer Standard
- External Polarity Control Through SW (switch) Pin
 - Can be Used to Switch Polarity to Normal (Default) or Reverse Configuration of CAN Bus
- **Dual Power Supplies** •
 - 5-V V_{CC} Pin for CAN Driver and Receiver
 - 2.8-V to 5-V V_{IO} Pin for Powering RXD, TXD and SW pins
- Wide Operating Ranges
 - ±46-V Bus Fault Protection
 - ±12-V Common Mode
 - 40°C to 125°C Ambient Temperature
- **Protection Feature**
 - HBM ESD Protection up to ±12 kV
 - Under Voltage Protection on V_{CC} and V_{IO} Supplies
 - TXD Dominant Time Out (TXD DTO) Supports Data Rates Down to 9.2 kbps
 - Thermal Shutdown Protection (TSD)
- Optimized Behavior when Unpowered
 - Bus and Logic Terminals are High Impedance (No Load to Operating Bus or Application)
 - Power Up and Down Glitch Free Operation
- Fast Loop Times: 150 ns

2 Applications

Tools &

- **Building Automation**
 - **Building Security Gateway**
 - HVAC Gateway and System Controller
 - **Elevator Main Panel**

3 Description


The TCAN4420 is a high-speed Controller Area transceiver Network (CAN) that meets the specifications of the ISO 11898-2 (2016) physical layer standard requirements. The device also allows the CAN bus polarity to be controlled externally by a microcontroller through the SW pin. The TCAN4420 includes many protection features providing device and CAN network robustness. Support for 2.8 V to 5 V MCUs and I/Os is included through the V_{IO} pin.

Device	Informa	ation ⁽¹⁾
--------	---------	----------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TCAN4420	SOIC (D) (8)	4.90 mm x 3.91 mm			

(1) For all available variants, see the orderable addendum at the end of the data sheet.

Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	ESD Ratings Specifications 4
	6.4	Recommended Operating Conditions 5
	6.5	Thermal Information 5
	6.6	Power Supply Characteristics 6
	6.7	AC and DC Electrical Characteristics 6
	6.8	Timing Requirements7
	6.9	Typical Characteristics 9
7	Para	ameter Measurement Information 10
8	Deta	ailed Description 14
	8.1	Overview

	8.2	Functional Block Diagrams	14
	8.3	Feature Description	14
	8.4	Device Functional Modes	16
9	App	ication and Implementation	18
	9.1	Application Information	18
	9.2	Typical Application	18
10		er Supply Recommendations	
11	Laye	out	22
		Layout Guidelines	
	11.2	Layout Example	23
12	Dev	ice and Documentation Support	24
	12.1		
	12.2	Receiving Notification of Documentation Updates	24
	12.3	Community Resources	24
	12.4	Trademarks	24
	12.5	Electrostatic Discharge Caution	24
	12.6	Glossary	
13	Mec	hanical, Packaging, and Orderable	
	Infor	mation	24

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2017	*	Initial release.



SLLSF19-DECEMBER 2017

5 Pin Configuration and Functions



Pin Functions

PIN		- I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
TXD	1	Logic Input	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)		
GND	2	Ground	Ground connection		
V _{CC}	3	Power	±10% supply voltage		
RXD	4	Logic Output	N receive data output (LOW for dominant and HIGH for recessive bus states)		
V _{IO}	5	Power	sceiver I/O level shifting supply voltage		
CANL	6	Bus I/O	Low level CAN bus input/output line		
CANH	7	Bus I/O	High level CAN bus input/output line		
SW	8	Logic Input	Polarity switch pin. Set to low for normal polarity (default), and high to reverse the polarity of the CAN pins		

SLLSF19-DECEMBER 2017

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	МАХ	UNIT
V _{CC}	Supply voltage	-0.3	6	
V _{IO}	Supply voltage select for I/O level shifter	-0.3	6	
V _{BUS}	CAN Bus I/O voltage (CANH, CANL)	-46	46	V
V _{Logic_Input}	Logic input terminal voltage	-0.3	6	
V _{RXD}	RXD output terminal voltage range	-0.3	6	
I _{O(RXD)}	RXD output current		8	mA
TJ	Operating virtual junction temperature range, packaged units	-40	150	
T _A	Ambient temperature	-40	125	°C
T _{STG}	Storage temperature	65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

6.2 ESD Ratings

				VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002	All pins ⁽¹⁾	±4000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	All pins ⁽²⁾	±750	v

(1) Tested in accordance to AEC-Q100-002.

(2) Tested in accordance to AEC-Q100-011.

6.3 ESD Ratings Specifications

				VALUE	UNIT
	Electrostatic discharge ⁽¹⁾ Human bodt model (HBM) CAN bus terminal (CANH, CANL)		±12000	V	
	IEC 61400-4-2 according to IBEE CAN EMC test spec ⁽²⁾	CANH and CANL terminals to GND ^{(3) (4)}		±8000	V
V _(ESD)	IEC 61400-4-2 Air Discharge ⁽²⁾	CANH and CANL terminals to GND ^{(3) (4)}		±15000	V
	ISO7637 Transients according to IBEE CAN EMC test spec ⁽⁵⁾	-	Pulse 1	-100	V
			Pulse 2	75	V
			Pulse 3a	-150	V
1	1				

(1) System level ESD test, results given here were performed at the system level with appropriate external components such TVS diodes. Different system level configurations may lead to different results.

(2) IEC 61000-4-2 is a system level ESD test. Results given here are specific to the IBEE CAN EMC Test specification conditions. Different system level configurations may lead to different results.

(3) IÉC 61000-4-2 is a system level ESD test. Results given here were performed at the system level with appropriate external components such TVS diodes. Different system level configurations may lead to different results.

(4) Testing performed in accordance with 3rd party IBEE Zwickau test method.

(5) ISO7637 is a system level transient test. Results given here are specific to the IBEE CAN EMC Test specification conditions. Different system level configurations may lead to different results.



6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IO}	Supply Voltage for I/O Level Shifter	2.8		5.5	V
I _{OH(RXD)}	RXD terminal HIGH level output current	-2			mA
I _{OL(RXD)}	RXD terminal LOW level output current			2	mA
T _A	Operational free-air temperature (see Thermal Characteristics table)	-40		125	°C

6.5 Thermal Information

		TCAN4420	
	THERMAL METRIC ⁽¹⁾	SOIC	UNIT
		8 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	114	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	48.2	°C/W
R_{\thetaJB}	Junction-to-board thermal resistance	59.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	9.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	58.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

TEXAS INSTRUMENTS

www.ti.com

SLLSF19-DECEMBER 2017

6.6 Power Supply Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Dominant	See Figure 6, TXD = 0 V, R_L = 60 Ω , C_L = open,		55	70	
I _{CC}	Supply Current Normal	Dominant	See Figure 6, TXD = 0 V, R_L = 50 Ω , C_L = open,		60	80	
	Mode	Dominant with bus Fault	See Figure 6, TXD = 0 V, STBx = 0 V, CANH = -25 V, R _L = open, C _L = open		100	180	mA
		Recessive	$ \begin{array}{l} \text{See Figure 6, TXD} = V_{CC}, \ R_L = 60 \ \Omega, \ C_L \\ = \text{open}, \ R_{CM} = \text{open}, \ S \ or \ STB = 0 \ V \\ \end{array} $		10	20	
		Under voltage de	Under voltage detection on V _{CC} for protected mode			4.4	V
UV _{VCC}		Hysteresis voltage			200		mV
$\mathrm{UV}_{\mathrm{VIO}}$		Under voltage de	tection on V _{IO} for protected mode	1.3		2.7	V
P Average Power		kHz, 25% duty c	Γ_J = 25°C, R _L = 60 Ω, Input to TXD at 250 /cle square wave, C _{L_RXD} = 15 pF. Typical onditions at 500 kbps with 25% transmission		115		
PD	Dissapation	500 kHz, 50% du Typical high load	, $T_J = 150^{\circ}$ C, $R_L = 50 \Omega$. Input to TXD at tty cycle square wave, $C_{L_RXD} = 15 \text{ pF}$. CAN operating conditions at 1 Mbps with n (domiant) rate and loaded network.		268		mW
Therma	Fhermal Shutdown Temperature				185		**
Therma	al Shutdown Hysterisis				15		°C

6.7 AC and DC Electrical Characteristics

All typical values are at 25°C and supply voltages of $V_{CC} = 5 \text{ V}$. $R_L = 60 \Omega$ over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
Driver Elec	ctrical Characteristics						
V	Bus output voltage	CANH	See Figure 8 and Figure 9, TXD = 0 V, R	2.75		4.5	V
V _{O(D)}	(dominant)	CANL	= 60 Ω , C _L = open, R _{CM} = open	0.5		2.25	V
V _{O(R)}	Bus output voltage (recessiv	re)	See Figure 6 and Figure 9, TXD = V_{CC} , R_L = open (no load), R_{CM} = open	2	$0.5 \times V_{CC}$	3	V
V			$ \begin{array}{l} \text{See Figure 6 and Figure 9, TXD = 0 V, 50} \\ \Omega \leq R_L \leq 65 \ \Omega, \ C_L = \text{open}, \ R_{CM} = \text{open} \\ 4.75 \ V \leq V_{CC} \leq 5.25 \ V \end{array} $	1.5		3	V
V _{OD(D)} Differential output voltage (dominant)		$ \begin{array}{l} \text{See Figure 6 and Figure 9, TXD = 0 V, 50} \\ \Omega \leq R_L \leq 65 \ \Omega, \ C_L = \text{open}, \ R_{CM} = \text{open} \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V \end{array} $	1.3		3.2	V	
M	Differential output voltage (recessive)		See Figure 6 and Figure 9, TXD = V _{CC} , $R_L = 60 \ \Omega$, $C_L = open$, $R_{CM} = open$	-120		12	mV
V _{OD(R)}			SeeFigure 6 and Figure 9,TXD = V_{CC} , R_L = open, C_L = open, R_{CM} = open	-50		50	mV
V _{SYM}	Output symmetry (dominant (V _{CC} - V _{O(CANH)} - V _{O(CANL)})	or recessive)	See Figure 6 and Figure 9, R_L = 60 Ω,C_L = open, R_{CM} = open	-400		400	mV
1	Short-circuit steady-state ou	tput current,	See Figure 6 and Figure 12, $V_{(CAN_H)} \le -5$ V, CANL = open, TXD = 0 V	-115			mA
I _{OS(DOM)}	Dominant		See Figure 6 and Figure 12, $V_{(CAN_L)} = 40$ V, CANH = open, TXD = 0 V			115	mA
I _{OS(REC)}	Short-circuit steady-state ou Recessive	tput current,	See Figure 6 and Figure 12, -27 V \leq V _{BUS} \leq 32 V, V _{BUS} = CANH = CANL	-5		5	mA
Receiver E	Electrical Characteristics						
V _{IT}	Input threshold voltage			500		900	mV
V _{HYS}	Hysteresis voltage for input	threshold	See Figure 10		120		mV
V _{CM}	Common Mode Range			-12		12	V
I _{IOFF(LKG)}	Power-off (unpowered) bus i current	input leakage	CANH = CANL = 5 V, V _{CC} to GND via 0 Ω		5		μA



AC and DC Electrical Characteristics (continued)

All typical values are at 25°C and supply voltages of $V_{CC} = 5 \text{ V}$. $R_L = 60 \Omega$ over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CI	Input capacitance to ground (CANH or CANL)			40		pF
CID	Differential input capacitance			20		pF
R _{ID}	Differential input resistance	$- TXD = V_{CC} = V_{IO}$	20		80	kΩ
R _{IN}	Single Ended Input resistance (CANH or CANL)		10		40	kΩ
R _{IN(M)}	Input resistance matching: [1 – (R _{IN(CANH)} / R _{IN(CANL})] × 100 %	$V_{(CAN_H)} = V_{(CAN_L)} = 5 V$	-1%		1%	
V _{IO} PIN						
V _{IO}	Supply voltage on V _{IO} pin		2.8		5.5	٧
1	Supply surrent on V nin	RXD pin floating, TXD = 0 V			350	μA
I _{IO}	Supply current on V _{IO} pin	RXD pin floating, TXD = 5			50	μA
TXD Termi	nal (CAN Transmit Data Input)					
V _{IH}	High-level input voltage		0.7V _{IO}			V
VIL	Low-level input voltage				0.3V _{IO}	۷
I _{IH}	High-level input leakage current	$V_{TXD} = V_{IO} = V_{CC} = 5.5 \text{ V}$	-2.5	0	1	μA
I _{IL}	Low-level input leakage current	$V_{TXD} = 0 V, V_{CC} = 5.5 V$	-200		-6	μA
I _{LKG(OFF)}	Unpowered leakage current	$V_{TXD} = 5.5 \text{ V}, V_{IO} = V_{CC} = 0 \text{ V}$	-1	0	1	μA
CI	Input Capacitance	$V_{IN} = 0.4 \text{ x} \sin(2 \text{ x} \text{ M} \text{ x} 2 \text{ x} 10^{6} \text{ x} \text{ t}) + 2.5$		20		pF
RXD Pin (C	CAN Receive Data Output)					
V _{OH}	High-level input voltage	See Figure 10, $I_0 = -2 \text{ mA}$	0.8V _{IO}			٧
V _{OL}	Low-level input voltage	See Figure 10, $I_0 = -2 \text{ mA}$			0.2V _{IO}	V
I _{LKG(OFF)}	Unpowered leakage current	$V_{RXD} = 5.5 \text{ V}, V_{IO} = V_{CC} = 0 \text{ V}$	-1	0	1	μA
SW Pin (Pe	plarity Switch Input)				·	
V _{IH}	High-level input voltage		0.7V _{IO}			۷
V _{IL}	Low-level input voltage				0.3V _{IO}	V
I _{IH}	High-level input leakage current	$SW = V_{IO} = V_{CC} = 5.5 V$	0.5		20	μA
IIL	Low-level input leakage current	SW = 0 V, V _{CC} = 5.5 V	-1		1	μA
I _{LKG(OFF)}	Unpowered leakage current	SW = 5.5 V, $V_{IO} = V_{CC} = 0 V$	-1	0	1	μA

6.8 Timing Requirements

			MIN	NOM	MAX	UNIT
Switching Characte	ristics					
t _{pHR}	Propagation delay time, high TXD to Driver Recessive	See Figure 9, Turied Canditions for DC: D	50			
t _{pLD}	Propagation delay time, low TXD to Driver Dominant	Typical Conditions for DS: $R_L = 60 \Omega$, $C_L = 100 pF$, $R_{CM} = open$	40			ns
t _{sk(p)}	Pulse skew (t _{pHR} - t _{pLD})			10		-
t _R	Differential output signal rise time			25		
t _F	Differential output signal fall time			25		
t _{TXD_DTO}	Dominant time out ⁽¹⁾	See Figure 13, $R_L = 60 \Omega$, $C_L = open$	1.2		4	ms

(1) The TXD dominant time out (t_{TXD_DTO}) disables the driver of the transceiver once the TXD has been dominant longer than t_{TXD_DTO}, which releases the bus lines to recessive, preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults, locking the bus dominant, it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{TXD_DTO} minimum, limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = 11/ t_{TXD_DTO} = 11 bits / 1.2 ms = 9.2 kbps.




Timing Requirements (continued)

			MIN	NOM	MAX	UNIT	
t _{pRH}	Propagation delay time, bus recessive input to high RXD_INT output			50			
t _{pDL}	Propagation delay time, bus dominant input to RXD low output	See Figure 10 $C_{L(RXD)}$ = 15 pF Typical Conditions for DS: CANL		50		ns	
t _R	Differential output signal rise time	ntial output signal rise time = 1.5 V, CANH = 3.5 V					
t _F	Differential output signal fall time						
Device Switching Ch	naracteristics						
t _(LOOP1)	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant ⁽²⁾	$ \begin{array}{l} \mbox{See Figure 10 Typical Conditions:} \\ \mbox{R}_L = 60 \ \Omega, \ C_L = 100 \ pF, \ C_{L(RXD)} = \\ \mbox{15 } pF \end{array} $			150	ns	
t _(LOOP2)	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to receissive ⁽²⁾	See Figure 10 Typical Conditions: R_L = 60 $\Omega,~C_L$ = 100 pF, $C_{L(RXD)}$ = 15 pF			150		
t _{MODE}	Mode change time from normal configuration to reverse				300	μs	
t _{UV_RE-ENABLE}	Re-enable time after UV event	See Figure 10. Time for device to return to normal operation from $\rm UV_{VCC}$ and $\rm UV_{VIO}$ under voltage event			300	μs	


(2) Time span from signal edge on TXD input to next signal edge with same polarity on RXD output, the maximum of delay of both signal edges is to be considered.




6.9 Typical Characteristics



7 Parameter Measurement Information








Figure 7. Common Mode Bias Unit and Receiver




Figure 8. Supply Test Circuit

TEXAS INSTRUMENTS

www.ti.com




TCAN4420


SLLSF19-DECEMBER 2017

www.ti.com


Parameter Measurement Information (continued)














TEXAS INSTRUMENTS

www.ti.com

SLLSF19-DECEMBER 2017



Parameter Measurement Information (continued)







Figure 13. TXD_INT Dominant Time Out Test Circuit and Measurement

edge



SLLSF19-DECEMBER 2017

www.ti.com






Figure 14. Driver Short-Circuit Current Test and Measurement



8 Detailed Description

8.1 Overview

The TCAN4420 is a high-speed CAN transceiver that meets the specifications of the ISO 11898-2 (2016) High Speed CAN (Controller Are Network) physical layer standards. It includes many protection features providing device and CAN network robustness. It also allows for the polarity of the CAN pins to be controlled externally by a micro-controller through the use of the polarity switch pin, SW.


The CAN bus has two logical states during operation: recessive and dominant. See Figure 6 and Figure 7.

A recessive bus state occurs when the bus is biased to a common mode of $V_{CC}/2$ via the receivers bias unit. Recessive is equivalent to logic high on the TXD pin and is typically a differential voltage on the bus of approximately 0 V.

A dominant bus state occurs when the bus is driven differentially by one or more drivers. The driver produces a current which flows through the termination resistors on the bus and generates a differential voltage. Dominant is equivalent to logic low on the TXD pin and is a differential voltage on the bus greater than the minimum required threshold for a CAN dominant.

The host microprocessor of the CAN node uses the TXD terminal, pin 1, to drive the bus and receives data from the bus via the RXD terminal, pin 4. The TCAN4420 integrates level shifting capabilities into the RXD output via the V_{IO} pin. This feature eliminates the need for an additional level shifter between the host microprocessor and the RXD output of the CAN transceiver.

8.2 Functional Block Diagrams



8.3 Feature Description

8.3.1 TXD Dominant Time Out (DTO)

The TXD DTO circuit prevents the local node from blocking network communication in event of a hardware or software failure where TXD is held dominant longer than the time out period t_{TXD_DTO} . The DTO circuit timer starts on a falling edge on TXD. The DTO circuit disables the CAN bus driver if no rising edge is seen before the timeout period expires. This frees the bus for communication between other nodes on the network. The CAN driver is re-activated when a recessive signal is seen on the TXD terminal, thus clearing the TXD DTO condition. The receiver and RXD terminal still reflect activity on the CAN bus, and the bus terminals are biased to the recessive level during a TXD dominant timeout.



Feature Description (continued)

8.3.2 CAN Bus Short Circuit Current Limiting

The TCAN4420 has several protection features that limit the short circuit current when a CAN bus line is shorted. These include CAN driver current limiting (dominant and recessive). During CAN communication the bus switches between dominant and recessive states, thus the short circuit current may be viewed either as the current during each bus state or as a DC average current. For system current and power considerations in the termination resistors and common mode choke ratings the average short circuit current should be used. The percentage dominant is limited by the TXD dominant time out and CAN protocol which has forced state changes and recessive bits such as bit stuffing, control fields, and inter frame space. These ensure there is a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits.

The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated using Equation 1.

 $I_{OS(AVG)} = \% Transmit x \left[(\% REC_Bits x I_{OS(SS) REC}) + (\% DOM_Bits x I_{OS(SS) DOM})\right] + \left[\% Receive x I_{OS(SS) REC}\right]$ (1)

Where:

- I_{OS(AVG)} is the average short circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages
- %REC_Bits is the percentage of recessive bits in the transmitted CAN messages
- %DOM_Bits is the percentage of dominant bits in the transmitted CAN messages,
- I_{OS(SS) REC} is the recessive steady state short circuit current
- I_{OS(SS) DOM} is the dominant steady state short circuit current.

NOTE

The short circuit current and possible fault cases of the network should be taken into consideration when sizing the power ratings of the termination resistance, other network components, and the power supply used to generate V_{CC} .

8.3.3 Thermal Shutdown

If the junction temperature of the device exceeds the thermal shut down threshold of 170°C the device turns off the CAN driver circuitry thus blocking the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below the thermal shutdown temperature of the device. If the fault condition that caused the thermal shutdown is still present, the temperature may rise again and the device enters thermal shut down again. Prolonged operation with thermal shutdown conditions may affect device reliability. The thermal shutdown circuit includes hysteresis to avoid oscillation of the driver output.

NOTE

During thermal shutdown the CAN bus driver is turned off thus no transmission is possible from TXD to the bus. The CAN bus terminals are biased to recessive level during a thermal shutdown, and the receiver to RXD path remains operational.

8.3.4 Under Voltage Lockout (UVLO) and Unpowered Device

The V_{CC} and V_{IO} supply terminals have under voltage detection circuitry which places the device in a protected mode if an under voltage fault occurs. This protects the bus during an under voltage event on these terminals. If V_{IO} is under voltage the RXD terminal is tri-stated (high impedance) and the device does not pass any signals from the bus. If V_{CC} supply is lost, or has a brown out that triggers the UVLO, the device transitions to a protected mode. See Table 1.

If V_{IO} drops below UV_{VIO} under voltage detection, the transceiver switches off and disengage from the bus until V_{IO} has recovered.

Copyright © 2017, Texas Instruments Incorporated

SLLSF19-DECEMBER 2017

Feature Description (continued)

The device is designed to be an "ideal passive" or "no load" to the CAN bus if the device is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered, so they do not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational. Logic terminals also have low leakage currents when the device is unpowered, so they do not load other circuits which may remain powered.

V _{cc}	V _{IO}	DEVICE STATE	BUS	RXD
> UV _{VCC}	> UV _{VIO}	Normal	Per TXD	Mirrors Bus
< UV _{VCC}	> UV _{VIO}	Protected	High Impedance	High (Recessive)
> UV _{VCC}	< UV _{VIO}	Protected	High Impedance	High Impedance
< UV _{VCC}	< UV _{VIO}	Protected	High Impedance	High Impedance

Table 1. Under Voltage Lockout Protection

NOTE

Once an under voltage condition is cleared and the V_{CC} supply has returned to valid level the device typically needs t_{MODE} to transition to normal operation. The host processor should not attempt to send or receive messages until this transition time has expired.

8.3.4.1 V_{IO} Supply PIN

A separate V_{IO} supply pin is supported on this device. This pin should be connected to the supply voltage of the microcontroller, see Figure 17 and Figure 18. This sets the signal levels for TXD, RXD and SW pins to the I/O level of the microcontroller.

8.4 Device Functional Modes

8.4.1 Polarity Configuration

The device supports two polarity configurations on the CAN pins. For a conventional (normal) CAN connection, connect SW pin to GND. Allow for a time interval equal to t_{MODE} after changing the SW pin, before reading the bus or the RXD pin. To support a reverse connection of the CAN pins, connect the SW pin to V_{IO}. This approach enables compatibility with existing boards that already use this pin (pin 8) to be connected to GND for normal operation. See Table 2.

SW Pin	Device Polarity	V _{OD} (TX) or V _{ID} (RX)								
LOW	Normal	= CANH-CANL								
HIGH	Reverse	= CANL-CANH								

Table 2. Polarity Configurations

8.4.2 Normal Polarity Mode

This is the normal configuration of the device. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD. Normal Mode is enabled when there is a logic low on the SW pin.

8.4.3 Reverse Polarity Mode

The TCAN4420 supports a reverse polarity configuration when the SW pin is connected to supply. In this configuration, both the driver and receiver remain fully operational, the key difference being that both V_{OD} and V_{ID} are now defined as the difference between CANL and CANH pins as indicated in Table 2. Also see Table Table 3 and Table 4 for the pin voltage levels in this configuration.



8.4.4 Driver and Receiver Function

The digital logic input and output levels for these devices are TTL levels with respect to V_{IO} for compatibility with protocol controllers having 2.8 V to 5 V logic or I/O.

Table 3 and Table 4 provide the states of the CAN driver and CAN receiver in each mode.

Table 3. Driver Function Table

	TXD INPUT ⁽¹⁾	BUS OUT	DRIVEN BUS	
DEVICE MODE		CANH	CANL	STATE ⁽³⁾
Normal	L	Н	L	Dominant
Normal	H or Open	Z	Z	Biased Recessive
Davana	L	L	Н	Dominant
Reverse	H or Open	Z	Z	Biased Recessive

(1) H = high level, L = low level

(2) H = high level, L = low level, Z = high Z receiver bias

(3) For Bus state and bias see Figure 7

Table 4. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS VID = V _{CANH} - V _{CANL}	BUS STATE	RXD TERMINAL ⁽¹⁾
	$V_{ID} \ge 0.9 V$	Dominant	L
Normal: $V_{ID} = V_{CANH} - V_{CANL}$ Reverse: $V_{ID} = V_{CANL} - V_{CANH}$	0.5 V < V _{ID} < 0.9 V	Undefined	Undefined
TICVCISC: VID - VCANL VCANH	$V_{ID} \le 0.5 V$	Recessive	Н

(1) H = high level, L = low level

8.4.5 Floating Terminals

The TCAN4420 has internal pull ups and pull downs on critical terminals to place the device into known states if the terminal floats. See Table 5 for details on terminal bias conditions

Table 5. Terminal Bias

TERMINAL	PULL UP or PULL DOWN	COMMENT
TXD	Pull up	Weakly biases TXD toward recessive to prevent bus blockage or TXD DTO triggering
SW	Pull down	Weakly biases SW terminal towards GND to use the default (normal) polarity configuration

NOTE

The internal bias should not be relied upon as only termination, especially in noisy environments but should be considered a failsafe protection. Special care needs to be taken when the device is used with MCUs which implement open drain outputs. TXD is weakly internally pulled up. The TXD pull up strength and CAN bit timing require special consideration when this device is used with an open drain TXD output on the microprocessor CAN controller. An adequate external pull up resistor must be used to ensure that the TXD output of the microprocessor maintains adequate bit timing input to the CAN transceiver.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

These CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. Below are typical application configurations for both 5 V and 3.3 V microprocessor applications. The bus termination is shown for illustrative purposes.

9.2 Typical Application




Figure 15. Typical CAN Bus Application

9.2.1 Design Requirements

9.2.1.1 Bus Loading, Length and Number of Nodes

A typical CAN application can have a maximum bus length of 40 meters and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes require a transceiver with high input impedance such as the TCAN4420 transceiver.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO11898-2 standard. They made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In ISO 11898-2 the driver differential output is specified with a 60- Ω bus load where the differential output must be greater than 1.5 V. The TCAN4420 is specified to meet the 1.5 V requirement across this load and is specified to meet 1.3-V differential output at 50- Ω bus load. The differential input resistance of this family of transceiver is a minimum of 20 k Ω . If 67 of these transceivers are in parallel on a bus, this is equivalent to an 300- Ω differential load in parallel with the 60 Ω bus termination which gives a total bus load of 50 Ω . Therefore, this family theoretically supports over 67 transceivers on a single bus segment with margin to the 0.9-V minimum differential input voltage requirement at each receiving node. However, for network design, margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is much lower. Bus length may also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes on the bus, and significantly lowered data rate.



Typical Application (continued)

This flexibility in network design is one of its key strengths allowing for these system level network extensions and additional standards to build on the typical CAN bus length parameters. However, when using this flexibility the network system designer must take the responsibility of good network design to ensure robust network operation.

9.2.2 Detailed Design Procedure

9.2.2.1 CAN Termination

The ISO 11898 standard specifies the interconnect to be a twisted-pair cable (shielded or unshielded) with 120- Ω characteristic impedance (Z_O). Resistors equal to the characteristic impedance of the line must be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines, stubs, connecting nodes to the bus must be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus, the termination must be carefully placed so that it is not removed from the bus

Termination may be a single $120-\Omega$ resistor at the end of the bus either on the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used, see Figure 16. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages.




Figure 16. CAN Bus Termination Concepts

The TCAN4420 transceiver supports both 5-V only applications and applications where level shifting is needed for a 3.3-V microcontroller. See Figure 17 and Figure 18 for application examples.

SLLSF19-DECEMBER 2017

www.ti.com

Typical Application (continued)






Figure 17. Typical CAN Bus Application Using TCAN4420 with 5 V µC



Copyright © 2017, Texas Instruments Incorporated





Typical Application (continued)

9.2.3 Application Curves




Figure 19. I_{CC} Dominant Current over V_{CC} Supply Voltage

10 Power Supply Recommendations

The TCAN4420 device is designed to operate with a main V_{CC} input voltage supply range between 4.5 V and 5.5 V. The device also has an IO level shifting supply input, V_{IO} , designed for a range between 2.8 V and 5.5 V. To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

SLLSF19-DECEMBER 2017



11 Layout

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

11.1 Layout Guidelines

- Place the protection and filtering circuitry as close to the bus connector, J1, to prevent transients, ESD and noise from propagating onto the board. In this layout example a transient voltage suppression (TVS) device, D1, has been used for added protection. The production solution can be either bi-directional TVS diode or varistor with ratings matching the application requirements. This example also shows optional bus filter capacitors C3 and C4. Additionally (not shown) a series common mode choke (CMC) can be placed on the CANH and CANL lines between the TCAN4420 transceiver and connector J1.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Use supply (V_{CC}) and ground planes to provide low inductance.

NOTE

High-frequency currents follows the path of least impedance and not the path of least resistance.

- Use at least two vias for supply (V_{CC}) and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.
- Bypass capacitors should be placed as close as possible to the supply terminals of transceiver, examples are C1 on the V_{CC} supply and C5 on the V_{IO} supply.
- Bus termination: this layout example shows split termination. This is where the termination is split into two
 resistors, R6 and R7, with the center or split tap of the termination connected to ground via capacitor C2. Split
 termination provides common mode filtering for the bus. When bus termination is placed on the board instead
 of directly on the bus, additional care must be taken to ensure the termination node is not removed from the
 bus thus also removing the termination. See the application section for information on power ratings needed
 for the termination resistor(s).
- To limit current of digital lines, serial resistors may be used. Examples are R2, R3, and R4. These are not required.
- Pin 1: R1 is shown optionally for the TXD input of the device. If an open drain host processor is used, this is mandatory to ensure the bit timing into the device is met.
- Pin 5: A bypass capacitor should be placed as close to the pin as possible (example C5). A voltage must be
 applied to the V_{IO} for normal operation.
- Pin 8: is shows the SW terminal with R4 and R5 as optional resistors. The SW terminal can also be tied to an IO for soft polarity configuration.



11.2 Layout Example




Figure 20. Example Layout



12 Device and Documentation Support

12.1 Device Support

This device will conform to the following CAN standards. The core of what is needed is covered within this system specifications; however, reference should be made to these standards and any discrepancies pointed out and discussed. This document should provide all the basics of what is needed. However, for a full understanding of CAN including the protocol these additional sources will be helpful as the scope of CAN protocol in detail is outside the scope of this physical layer (transceiver) specifications.

12.1.1 Device Nomenclature

CAN Transceiver Physical Layer Standards:

- ISO11898-2 High speed medium access unit (original High Speed CAN transceiver standard)
- ISO11898-5 High speed medium access unit with low power mode (super sets -2 standard electrically in several specs and adds the original wake up capability via the bus in low power mode).

Conformance Test requirements:

- A Comprehensible Guide to Controller Area Network", Wilfried Voss, Copperhill Media Corporation
- "CAN System Engineering: From Theory to Practical Applications", 2nd Edition, 2013; Dr. Wolfhard Lawrenz, Springer.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M. The drawing is subject to change without to change.


- This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed .006 [0.15], per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

www.ti.com

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SOIC





D0008B

www.ti.com

25


Submit Documentation Feedback

D0008B

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

www.ti.com

www.ti.com




D0008B

www.ti.com

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

www.ti.com



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCAN4420DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4420	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are r	nominal
-----------------------	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN4420DR	SOIC	D	8	2500	330.0	15.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

20-Dec-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN4420DR	SOIC	D	8	2500	336.6	336.6	41.3

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated