



AP72250

### 0.6V TO 5.5V INPUT SYNCHRONOUS BOOST CONVERTER WITH 4.7A SWITCHES

### **Description**

The AP72250 is a synchronous boost converter with a minimum 1V input startup voltage and can operate in a wide input voltage range of 0.6V to 5.5V. The device fully integrates a 20m $\Omega$  high-side power MOSFET and a 26m $\Omega$  low-side power MOSFET to provide high-efficiency step-up DC-DC conversion.

The AP72250 device is easily used by minimizing the external component count due to its adoption of peak current mode control, allowing it to handle wide input-to-output ratios. It also achieves outstanding performance in line and load transient responses and seamless transitions between boost and pass-through modes.


The device is available in a small 1.75mm x 1.35mm, 12-ball WLCSP.

# Features

- VIN: 0.6V to 5.5V
- Minimum Input Startup Voltage: 1V
- Output Voltage (VOUT): 1.7V to 5.5V
- 4.7A Switching Current
- 0.8V ± 1% Reference Voltage
- 20µA Low Quiescent Current (Pulse Frequency Modulation)
- 900kHz Switching Frequency
- Up to 89% Efficiency at 5mA Light Load
- Selectable Operation Mode
  - Pulse Frequency Modulation (PFM)
  - Ultrasonic Mode (USM)
  - Forced Pulse Width Modulation (FPWM)
- Power-Good Indicator with 5MΩ Internal Pull-up Resistor
- Protection Circuitry
  - Undervoltage Lockout (UVLO)
  - Peak Current Limit
  - Negative (Valley) Current Limit
  - Output Short Circuit Protection (SCP)
  - Thermal Shutdown
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. <a href="https://www.diodes.com/quality/product-definitions/">https://www.diodes.com/quality/product-definitions/</a>

### **Pin Assignments**

(Top View)



X1-WLB1713-12

### **Applications**

- Low voltage power cells
- Portable consumer devices
- Supercapacitor charge storages
- USB power supplies
- Power banks
- Industrial metering equipments

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



# **Typical Application Circuit**




Figure 1. Typical Application Circuit




Figure 2. Efficiency vs. Output Current, VIN = 3.6V, VOUT = 5.2V, L =  $1\mu H$ 



## **Pin Descriptions**

Pin Name	Pin Number	Function
VOUT	A1, A2	Output Voltage Power Rail. Connect VOUT to the output load as shown in Figure 1.
GND	A3	Analog Ground used by the control circuitry.
FB	A4	Feedback sensing terminal for the output voltage. Connect this pin to the resistive divider of the output. See <b>Setting the Output Voltage</b> section for more details.
SW	B1, B2	Power Switching Output. SW is the switching node that converts power to the output. Connect the inductor from SW to VIN.
MODE	В3	Mode Select. MODE is used to select the operation mode of the device. Connect MODE to GND to set the device to operate in PFM Mode. Leave MODE floating to set the device to operate in USM. Connect MODE to VCC to set the device to operate in Forced PWM.
PG	B4	Power-Good. Open drain power-good output that is pulled to GND when the output voltage is out of its regulation limits or during soft-start. There is an internal $5M\Omega$ pull-up resistor connected to PG.
PGND	C1, C2	Power Ground.
VIN	C3	Power Input. VIN supplies power to the IC as well as the step-up converter power MOSFETs. Bypass VIN to GND with a suitably large capacitor to eliminate noise due to the switching of the IC. Drive VIN with a 0.6V (1.0V for startup) to 5.5V power source. See <b>Input Capacitor</b> section for more details.
EN	C4	Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator and low to turn it off. Connect to VIN or leave floating for automatic startup.



## **Functional Block Diagram**




Figure 3. Functional Block Diagram



### Absolute Maximum Ratings (Note 4) (@TA = +25°C, unless otherwise specified.)

Symbol	Parameter	Rating	Unit	
VIN	Supply Pin Voltage	-0.3 to +6.0 (DC)	V	
VIIN	Supply Fill Voltage	-0.3 to +7.0 (400ms)	v	
VOUT	Output Pin Voltage	-0.3 to +6.0 (DC)	V	
٧٥٥١	Output Fill Voltage	-0.3 to +7.0 (400ms)	v	
$V_{FB}$	Feedback Pin Voltage	-0.3 to +2.5	V	
Vsw	Switch Pin Voltage	-1.0 to +6.0 (DC)	V	
VSW	Switch Pin Voltage	-2.5 to +10.0 (20ns)	v	
$V_{MODE}$	Mode Select Pin Voltage	-0.3 to +6.0	V	
V <sub>PG</sub>	Power-Good Pin Voltage	-0.3 to +6.0	V	
V <sub>EN</sub>	Enable Pin Voltage	-0.3 to +6.0	V	
T <sub>ST</sub>	Storage Temperature	-65 to +150	°C	
TJ	Junction Temperature	+160	°C	
TL	Lead Temperature	+260	°C	
ESD Susceptibility (	Note 5)			
HBM	Human Body Model	±2000	V	
CDM	Charged Device Model	±1500	V	

Notes:

### Thermal Resistance (Note 6)

Symbol	Parameter	Rat	Unit	
θμα	Junction to Ambient	X1-WLB1713-12	90	°C/W
θЈС	Junction to Case	X1-WLB1713-12	11	°C/W

Note: 6. Test condition for X1-WLB1713-12: Device mounted on FR-4 substrate, four-layer PCB, 2oz copper, with minimum recommended pad layout.

### Recommended Operating Conditions (Note 7) (@TA = +25°C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Unit
VIN	Supply Voltage	0.6	5.5	V
VOUT	Output Voltage	1.7	5.5	V
TA	Operating Ambient Temperature	-40	+85	°C
TJ	Operating Junction Temperature	-40	+125	°C

Note: 7. The device function is not guaranteed outside of the recommended operating conditions.

<sup>4.</sup> Stresses greater than the Absolute Maximum Ratings specified above can cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability can be affected by exposure to absolute maximum rating conditions for extended periods of time.

<sup>5.</sup> Semiconductor devices are ESD sensitive and can be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.



**Electrical Characteristics** ( $@T_J = +25^{\circ}C$ , VIN = V<sub>EN</sub> = 3.6V, unless otherwise specified. Min/Max limits apply across the recommended operating junction temperature range, -40°C to +125°C, and input voltage range, 0.6V to 5.5V, unless otherwise specified.)

SHON   Shutdown Supply Current   Vest = 0V, VIN = 5.5V	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Ven = VIN, Valorie = GND   R1 = 1.05MΩ, R2 = 200RΩ   PA   PA   PA   PA	Ishdn	Shutdown Supply Current	V <sub>EN</sub> = 0V, VIN = 5.5V	_	2.5	5.3	μA
Note			V <sub>EN</sub> = VIN, V <sub>FB</sub> = 1.0V	_	20	30	μA
No.		!	VEN = VIN, VMODE = GND		F0	70	
R1 = 1.05MΩ, R2 = 200kΩ			R1 = 1.05MΩ, R2 = $200$ kΩ	_	50	70	μΑ
R1 = 1.05MD, R2 = 200KQ	lq	Quiescent Supply Current	VEN = VIN, VMODE = Floating		200	280	пΔ
POR   VIN Power-on Reset Rising Threshold			R1 = $1.05M\Omega$ , R2 = $200k\Omega$		200	200	μΛ
POR				_	15	20	mA
UVLO   VIN Undervoltage Lockout Falling Threshold   —			R1 = 1.05MΩ, R2 = 200kΩ			_	
RDS(ON) 1			_	_			-
RDISCONJ2   Low-Side Power MOSFET On-Resistance (Note 8)				0.44			
RDISCHARGE   VOUT Soft Discharge On-Resistance   —     100   200   300   Ω	, ,		_				
Ins_Leak   HS Leakage Current   VOUT = 5.5V, Ven = Vsw = 0V		` '	_				
PEAK_LIMIT   LS Peak Current Limit (Note 8)   From Drain to Source, VIN or VOUT > 2V   4.15   4.7   5.8   A	Rdischarge	_	_	100	200		
FEAK_LIMIT   LS PEAK CUrrent Limit (Note 8)	I <sub>HS_LEAK</sub>	HS Leakage Current		_	_	0.8	μA
IPFMPK   PFM Peak Current Limit	IPEAK_LIMIT	LS Peak Current Limit (Note 8)	-	4.15	4.7	5.8	Α
Izc   Zero Cross Current Threshold   —   —   30   —   mA	I <sub>NCL</sub>	HS Negative Current Limit	From Drain to Source	-2.4	-2.0	-1.6	Α
Socillator Frequency   CCM	Ірғмрк	PFM Peak Current Limit	_	1.2	1.5	1.8	Α
Sellator Frequency   VMODE = Floating   20.5   25	Izc	Zero Cross Current Threshold	_	_	30	_	mA
VMODE_PFM         PFM Mode Logic Threshold         VMODE = Floating         20.5         25         —         KHZ           VMODE_USM         PFM Mode Logic Threshold         VMODE = GND         —         —         0.4         V           VMODE_USM         Ultrasonic Mode Logic Threshold         VMODE = Floating         —         0.55         —         V           VMODE = PVM         PWM Mode Logic Threshold         VMODE = VIN         0.7         —         —         V           IMODE         PWM Mode Logic Threshold         VMODE = VIN         0.7         —         —         V           IMODE         PWM Mode Logic Threshold         VMODE = VIN         0.7         —         —         V           IMODE         MODE Input Current         VMODE = OV         —         0.2         —         µA           VFB         Feedback Voltage         CCM         0.792         0.800         0.808         V           VEN_H         EN Logic High Threshold         —         —         0.792         0.800         0.808         V           VEN_L         EN Logic Low Threshold         —         —         —         0.2         V           VEN_L         EN Logic Low Threshold         — <t< td=""><td>form</td><td rowspan="2">Oscillator Frequency</td><td>ССМ</td><td>0.77</td><td>0.90</td><td>1.03</td><td>MHz</td></t<>	form	Oscillator Frequency	ССМ	0.77	0.90	1.03	MHz
VMODE_USM	ISW		V <sub>MODE</sub> = Floating	20.5	25	_	kHz
VMODE_PWM   PWM Mode Logic Threshold   VMODE = VIN   0.7	VMODE_PFM	PFM Mode Logic Threshold	V <sub>MODE</sub> = GND	_	_	0.4	V
Mode	V <sub>MODE_USM</sub>	Ultrasonic Mode Logic Threshold	V <sub>MODE</sub> = Floating	_	0.55	_	V
MODE   Input Current   VMODE   5.5V     0.2     μA	VMODE_PWM	PWM Mode Logic Threshold	VMODE = VIN	0.7	_	_	V
VMODE = 5.5V	1	MODE Input Current	VMODE = 0V	_	0.2	_	μA
Veb   Feedback Voltage   CCM   0.792   0.800   0.808   V	IMODE		VMODE = 5.5V	_	0.2	_	μA
V <sub>EN_H</sub> EN Logic High Threshold         VIN < 1.6V VIN > 1.6V         0.78 — — V         V           V <sub>EN_L</sub> EN Logic Low Threshold         — — — — — — 0.2 V         V           I <sub>EN</sub> EN Input Current         VEN = 5.5V — — 0.1 — µA         — µA           PGuv_FALL         Undervoltage Falling Threshold         Percent of Output Regulation, Fault         — 75 — %           PGuv_RISE         Undervoltage Rising Threshold         Percent of Output Regulation, Good         — 80 — %           PGov_RISE         Overvoltage Rising Threshold         Percent of Output Regulation, Fault         — 120 — %           PGov_FALL         Overvoltage Falling Threshold         Percent of Output Regulation, Good         — 115 — %           PGop_FALL         Overvoltage Falling Threshold         Percent of Output Regulation, Good         — 115 — %           PGop_FALL         Overvoltage Falling Threshold         Percent of Output Regulation, Good         — 120 — %           PGOP_FALL         Overvoltage Falling Threshold         Percent of Output Regulation, Good         — 120 — %           PGOP_FALL         Overvoltage Falling Threshold         Percent of Output Regulation, Good         — 120 — %           PGOP_FALL         Overvoltage Falling Threshold         Percent of Output Regulation, Good         — 120 — %           PGOP_FALL <td< td=""><td>toff_min</td><td>Minimum Off-Time</td><td>_</td><td></td><td>120</td><td>_</td><td>ns</td></td<>	toff_min	Minimum Off-Time	_		120	_	ns
VEN_H         EN Logic High Threshold         VIN > 1.6V         0.90         —         —         V           VEN_L         EN Logic Low Threshold         —         —         —         0.2         V           IEN         EN Input Current         VEN = 5.5V         —         0.1         —         µA           PGUV_FALL         Undervoltage Falling Threshold         Percent of Output Regulation, Fault         —         75         —         %           PGOV_RISE         Overvoltage Rising Threshold         Percent of Output Regulation, Good         —         120         —         %           PGOV_FALL         Overvoltage Falling Threshold         Percent of Output Regulation, Fault         —         115         —         %           PGO_FALL         Overvoltage Falling Threshold         Percent of Output Regulation, Good         —         115         —         %           Teg_RD         Power-Good Rise Delay Time         —         —         2         —         ms           Teg_GL         Power-Good Output Logic Low         Ing = -1mA         —         —         0.4         V           RPG         Power-Good Pull-up Resistor         —         —         5         —         MΩ           TSD         T	$V_{FB}$	Feedback Voltage		0.792	0.800	0.808	V
Ven_L   EN Logic Low Threshold   —   —   —   —   —   —   V   V   V   V	Vest		VIN < 1.6V	0.78	_	_	
Len   EN Input Current   Ven = 5.5V	V EN_H		VIN > 1.6V	0.90	_	_	
PGUV_FALL   Undervoltage Falling Threshold   Percent of Output Regulation, Fault   Percent of Output Regulation, Good   Percent of Output Regulation, Fault   Percent of Output Regulation, Fault   Percent of Output Regulation, Good   Percent of Output Regulation, Good	$V_{EN\_L}$	EN Logic Low Threshold	_	-	_	0.2	V
PGuv_Fall       Undervoltage Falling Threshold       Percent of Output Regulation, Fault       —       0.1       —       μA         PGuv_RISE       Undervoltage Rising Threshold       Percent of Output Regulation, Good       —       80       —       %         PGov_RISE       Overvoltage Rising Threshold       Percent of Output Regulation, Fault       —       120       —       %         PGov_FALL       Overvoltage Falling Threshold       Percent of Output Regulation, Good       —       115       —       %         tPG_RD       Power-Good Rise Delay Time       —       —       2       —       ms         tPG_FD       Power-Good Fall Delay Time       —       —       5       —       μs         VPG_OL       Power-Good Output Logic Low       IPG = -1mA       —       —       0.4       V         RPG       Power-Good Pull-up Resistor       —       —       5       —       MΩ         TSD       Thermal Shutdown (Note 8)       —       +150       —       °C	lev	EN Input Current	V <sub>EN</sub> = 5.5V	1	0.1	_	μA
PGUV_FALL       Undervoltage Failing Threshold       Fault       — 75       — %         PGuV_RISE       Undervoltage Rising Threshold       Percent of Output Regulation, Good       — 80       — %         PGov_RISE       Overvoltage Rising Threshold       Percent of Output Regulation, Fault       — 120       — %         PGov_FALL       Overvoltage Falling Threshold       Percent of Output Regulation, Good       — 115       — %         tpg_RD       Power-Good Rise Delay Time       — — — 2       — ms         tpg_FD       Power-Good Fall Delay Time       — — — 5       — µs         Vpg_OL       Power-Good Output Logic Low       Ipg = -1mA       — — — 0.4       V         Rpg       Power-Good Pull-up Resistor       — — — 5       — MΩ         Tsp       Thermal Shutdown (Note 8)       — — — +150       — °C	IEN	Liv input ourient		1	0.1	_	μΑ
PGUV_RISE         Undervoltage Rising Threshold         Good         —         80         —         %           PGov_RISE         Overvoltage Rising Threshold         Percent of Output Regulation, Fault         —         120         —         %           PGov_FALL         Overvoltage Falling Threshold         Percent of Output Regulation, Good         —         115         —         %           tpg_RD         Power-Good Rise Delay Time         —         —         2         —         ms           tpg_FD         Power-Good Fall Delay Time         —         —         5         —         µs           Vpg_OL         Power-Good Output Logic Low         Ipg = -1mA         —         —         0.4         V           Rpg         Power-Good Pull-up Resistor         —         —         5         —         MΩ           Tsp         Thermal Shutdown (Note 8)         —         —         +150         —         °C	PGuv_fall	Undervoltage Falling Threshold			75	_	%
PGov_Rise         Overvoltage Rising Threshold         Fault         —         120         —         %           PGov_FALL         Overvoltage Falling Threshold         Percent of Output Regulation, Good         —         115         —         %           tpg_RD         Power-Good Rise Delay Time         —         —         2         —         ms           tpg_FD         Power-Good Fall Delay Time         —         —         5         —         µs           Vpg_OL         Power-Good Output Logic Low         Ipg = -1mA         —         —         0.4         V           Rpg         Power-Good Pull-up Resistor         —         5         —         MΩ           Tsp         Thermal Shutdown (Note 8)         —         +150         —         °C	PG <sub>UV_RISE</sub>	Undervoltage Rising Threshold		_	80	_	%
PGOV_FALL         Overvoitage Failing Threshold         Good         —         115         —         %           tPG_RD         Power-Good Rise Delay Time         —         —         2         —         ms           tPG_FD         Power-Good Fall Delay Time         —         —         5         —         µs           VPG_OL         Power-Good Output Logic Low         IPG = -1mA         —         —         0.4         V           RPG         Power-Good Pull-up Resistor         —         —         5         —         MΩ           Tsp         Thermal Shutdown (Note 8)         —         +150         —         °C	PGov_rise	Overvoltage Rising Threshold	, ,	_	120	_	%
tpg_FD         Power-Good Fall Delay Time         —         5         —         μs           Vpg_OL         Power-Good Output Logic Low         Ipg = -1mA         —         —         0.4         V           Rpg         Power-Good Pull-up Resistor         —         —         5         —         MΩ           Tsp         Thermal Shutdown (Note 8)         —         +150         —         °C	PGov_fall	Overvoltage Falling Threshold		_	115	_	%
VPG_OL         Power-Good Output Logic Low         IPG = -1mA         —         —         0.4         V           RPG         Power-Good Pull-up Resistor         —         —         5         —         MΩ           Tsp         Thermal Shutdown (Note 8)         —         +150         —         °C	tpg_rd	Power-Good Rise Delay Time	_	_	2	_	ms
RPG         Power-Good Pull-up Resistor         —         5         —         MΩ           Tsp         Thermal Shutdown (Note 8)         —         +150         —         °C	tpg_fd	Power-Good Fall Delay Time	_	_	5	_	μs
RPG         Power-Good Pull-up Resistor         —         5         —         MΩ           Tsp         Thermal Shutdown (Note 8)         —         +150         —         °C	Vpg_ol	Power-Good Output Logic Low	IPG = -1mA	_	_	0.4	V
TSD         Thermal Shutdown (Note 8)         —         +150         —         °C	_	-	_	_	5	_	ΜΩ
` '			_	_	+150	_	°C
			_	_		_	

Note: 8. Compliance to the datasheet limits is assured by one or more methods: production test, characterization, and/or design.



**Typical Performance Characteristics** (AP72250 @T<sub>A</sub> = +25°C, VIN = 3.6V, VOUT = 5.2V, BOM = Table 1, unless otherwise specified.)




Figure 4. Output Current vs. Input Voltage




Figure 6. Feedback Voltage vs. Temperature, IOUT = 1A




Figure 8. I<sub>SHDN</sub> vs. Temperature




Figure 5. Power MOSFET R<sub>DS(ON)</sub> vs. Temperature




Figure 7. IQ vs. Temperature, V<sub>EN</sub> = VIN, V<sub>FB</sub> = 1.0V




Figure 9. VIN Power-On Reset and UVLO vs. Temperature



**Typical Performance Characteristics** (AP72250 @T<sub>A</sub> = +25°C, VIN = 3.6V, VOUT = 5.2V, BOM = Table 1, unless otherwise specified.) (continued)




Figure 10. Startup Using EN, IOUT = 50mA

Figure 11. Shutdown Using EN, IOUT = 50mA





Figure 12. Output Short Protection, IOUT = 0A

Figure 13. Output Short Recovery, IOUT = 0A



**Typical Performance Characteristics** (AP72250 @TA = +25°C, VIN = 3.6V, VOUT = 5.2V, MODE = PFM, BOM = Table 1, unless otherwise specified.) (continued)






Figure 14. Efficiency vs. Output Current, VOUT = 5.2V




Figure 15. Efficiency vs. Output Current, VOUT = 3.3V






Figure 17. Load Regulation

Figure 16. Line Regulation





 $Figure~18.~I_{\Omega}~vs.~Temperature,$   $V_{EN}=VIN,~V_{MODE}=GND,~R1=1.05M\Omega,~R2=200k\Omega$ 

Figure 19. fsw vs. Load






Figure 22. Output Voltage Ripple, VIN = 3V, VOUT = 3.3V, IOUT = 50mA

Figure 23. Output Voltage Ripple, VIN = 3V,

**VOUT = 3.3V, IOUT = 2A** 



**Typical Performance Characteristics** (AP72250 @TA = +25°C, VIN = 3.6V, VOUT = 5.2V, MODE = PFM, BOM = Table 1, unless otherwise specified.) (continued)




Figure 24. Load Transient, IOUT = 50mA to 1A to 50mA

Figure 25. Load Transient, IOUT = 1A to 2A to 1A





Figure 26. Load Transient, IOUT = 50mA to 2A to 50mA



**Typical Performance Characteristics** (AP72250 @TA = +25°C, VIN = 3.6V, VOUT = 5.2V, MODE = USM, BOM = Table 1, unless otherwise specified.) (continued)








Figure 27. Efficiency vs. Output Current, VOUT = 5.2V









Figure 29. Line Regulation

Figure 30. Load Regulation







Figure 31. Io vs. Temperature,  $V_{EN}$  = VIN,  $V_{MODE}$  = Floating, R1 = 1.05M $\Omega$ , R2 = 200k $\Omega$ 

Figure 32. fsw vs. Temperature, IOUT = 0A



Typical Performance Characteristics (AP72250 @TA = +25°C, VIN = 3.6V, VOUT = 5.2V, MODE = USM, BOM = Table 1, unless otherwise specified.) (continued)







Figure 33. f<sub>SW</sub> vs. Load

Figure 34. Output Voltage Ripple, VOUT = 5.2V, IOUT = 50mA






Figure 35. Output Voltage Ripple, VOUT = 5.2V, IOUT = 2A

Figure 36. Output Voltage Ripple, VIN = 3V, VOUT = 3.3V, IOUT = 50mA




Figure 37. Output Voltage Ripple, VIN = 3V, VOUT = 3.3V, IOUT = 2A



**Typical Performance Characteristics** (AP72250 @TA = +25°C, VIN = 3.6V, VOUT = 5.2V, MODE = USM, BOM = Table 1, unless otherwise specified.) (continued)




Figure 38. Load Transient, IOUT = 50mA to 1A to 50mA

Figure 39. Load Transient, IOUT = 1A to 2A to 1A





Figure 40. Load Transient, IOUT = 50mA to 2A to 50mA



**Typical Performance Characteristics** (AP72250 @TA = +25°C, VIN = 3.6V, VOUT = 5.2V, MODE = PWM, BOM = Table 1, unless otherwise specified.) (continued)






Figure 41. Efficiency vs. Output Current, VOUT = 5.2V




Figure 42. Efficiency vs. Output Current, VOUT = 3.3V




Figure 43. Line Regulation




Figure 44. Load Regulation






Figure 45. IQ vs. Temperature,  $V_{EN} = V_{MODE} = VIN, \, R1 = 1.05 M\Omega, \, R2 = 200 k\Omega$ 

Figure 46. fsw vs. Temperature, IOUT = 0A



**Typical Performance Characteristics** (AP72250 @TA = +25°C, VIN = 3.6V, VOUT = 5.2V, MODE = PWM, BOM = Table 1, unless otherwise specified.) (continued)








Figure 48. Output Voltage Ripple, VOUT = 5.2V, IOUT = 50mA




Figure 49. Output Voltage Ripple, VOUT = 5.2V, IOUT = 2A




Figure 50. Output Voltage Ripple, VIN = 3V, VOUT = 3.3V, IOUT = 50mA




Figure 51. Output Voltage Ripple, VIN = 3V, VOUT = 3.3V, IOUT = 2A



**Typical Performance Characteristics** (AP72250 @T<sub>A</sub> = +25°C, VIN = 3.6V, VOUT = 5.2V, MODE = PWM, BOM = Table 1, unless otherwise specified.) (continued)




Figure 52. Load Transient, IOUT = 50mA to 1A to 50mA

Figure 53. Load Transient, IOUT = 1A to 2A to 1A




Figure 54. Load Transient, IOUT = 50mA to 2A to 50mA



### Application Information

#### Pulse Width Modulation (PWM) Operation

The AP72250 device is a 0.6V-to-5.5V input, fully integrated synchronous boost converter with 1.0V minimum startup. Refer to the block diagram in Figure 3. The device employs fixed-frequency peak current mode control. The internal clock's rising edge initiates turning on the integrated low-side power MOSFET, Q1, for each cycle. When Q1 is on, the inductor current rises linearly. The current across Q1 is sensed and converted to a voltage with a ratio of RT via the CSA block. The CSA output is combined with an internal slope compensation, SE, resulting in Vsum. When Vsum rises higher than the COMP node, the device turns off Q1 and turns on the high-side power MOSFET, Q2. The inductor current decreases when Q2 is on and charges the output capacitor. On the rising edge of next clock cycle, Q2 turns off and Q1 turns on. This sequence repeats every clock cycle.

The error amplifier generates the COMP voltage by comparing the voltage on the FB pin with an internal 0.8V reference. An increase in load current causes the feedback voltage to drop. The error amplifier thus raises the COMP voltage until the average inductor current matches the increased load current. This feedback loop regulates the output voltage. The internal slope compensation circuitry prevents subharmonic oscillation when the duty cycle is greater than 50% for peak current mode control.

When the input voltage is above 90% of the output voltage, the AP72250 rapidly and smoothly transits from boost to pass-through mode by keeping the high-side MOSFET, Q2, on.

The peak current mode control, integrated loop compensation network simplifies the AP72250 footprint as well as minimizing the external component

Connecting the MODE pin to VIN sets the AP72250 to operate in Forced PWM Mode regardless of output load.

#### 2 Pulse Frequency Modulation (PFM) and Ultrasonic Mode (USM) Operation

AP72250 enters PFM operation during light load conditions when the MODE pin is tied to GND. In heavy load conditions, the AP72250 operates in PWM mode. As the load current decreases, the internal COMP node voltage also decreases. At a certain limit, if the load current is low enough, the COMP node voltage is clamped and is prevented from decreasing any further. The voltage at which COMP is clamped corresponds to the 1.5A PFM peak inductor current limit. As the load current approaches zero, the AP72250 enters PFM mode to increase the converter power efficiency at light load conditions. When the inductor current decreases to 30mA, zero cross detection circuitry on the high-side power MOSFET, Q2, forces it off. The boost converter does not sink current from the output when the output load is light and while the device is in PFM. Since the AP72250 works in PFM during light load conditions, it can achieve power efficiency of up to 89% at a 5mA load condition.

AP72250 enters USM operation during light load conditions when the MODE pin is left floating. USM is similar to PFM operation but with one key difference. Unlike in PFM, operating in USM limits the switching frequency of the device from falling below 20.5kHz. This prevents the device from switching in the audible frequency range. When the regulator detects that no switching has occurred within the last 37µs, it turns on Q2 for a fixed amount of time (~50ns) to induce a negative inductor current and force switching action on the SW pin.

The quiescent current of AP72250 is 20µA typical under a no-load, non-switching condition.

#### 3 **Enable**

When the EN voltage falls below its logic low threshold (maximum 0.2V, falling), the internal SS voltage discharges to ground and device operation disables. When disabled, the device shutdown supply current is only 2.5µA. When applying a voltage greater than the EN logic high threshold (minimum 0.90V, rising when VIN > 1.6V), the AP72250 enables all functions and the device initiates the soft-start phase. Alternatively, leave the EN pin floating to allow the AP72250 to soft-start automatically when VIN > 1V. During the soft-start period when VOUT < VIN, the inductor current is regulated at 250mA. Therefore, the load current should not exceed 100mA during startup.

18 of 26

AP72250 www.diodes.com Document number: DS44135 Rev. 1 - 2



#### 4 Power-Good (PG) Indicator

The PG pin of AP72250 is an open-drain output that is actively held low during the soft-start period until the output voltage reaches 80% of its target value. When the output voltage is outside of its regulation by +20% or -25%, PG pulls low until the output returns within +15% or -20% of its set value. The PG rising edge transition is delayed by 2ms while its falling edge transition is delayed by 5 $\mu$ s to prevent false triggering. The PG pin is connected to an internal VCC through an internal 5 $\mu$ 0 pull-up resistor.

#### 5 Undervoltage Lockout (UVLO)

Undervoltage lockout is implemented to protect the IC from insufficient input voltages. The AP72250 disables if the input voltage falls below 0.57V. In this UVLO event, both the high-side and low-side power MOSFETs turn off and the  $200\Omega$  active discharge enables to discharge the output voltage to ground.

#### 6 Overcurrent Protection (OCP) and Short-Circuit Protect (SCP)

The AP72250 has cycle-by-cycle peak current limit protection by sensing the current through the internal low-side power MOSFET, Q1. While Q1 is on, the internal sensing circuitry monitors its conduction current. The overcurrent limit has a corresponding voltage limit, V<sub>LIMIT</sub>. When the voltage between PGND and SW is lower than V<sub>LIMIT</sub> due to excessive current through Q1, the OCP triggers, and the controller turns off Q1. During this time, both Q1 and Q2 remain off. A new switching cycle begins only when the voltage between PGND and SW rises above V<sub>LIMIT</sub>.

If Q1 consistently hits the peak current limit for seven switching cycles and VOUT < VIN, then the boost converter enters short-circuit protection. The high-side power MOSFET switches its body diode connection to VIN to protect the device from having a direct path between VIN and VOUT through the body diode. In the short-circuit condition, the inductor current is regulated at 250mA to prevent excessive power dissipation.

### 7 Reverse (Negative) Current Protection

During PWM operation, a reverse current comparator on the high-side power MOSFET, Q2, monitors the current entering from VOUT. When this current exceeds 2A (typical), Q2 turns off for the remainder of the switching cycle. This feature protects the boost converter from excessive reverse current if the boost output voltage is held above its target voltage by an external source.

#### 8 Output Active Discharge

AP72250 provides an internal  $200\Omega$  resistor for the output active discharge function. The internal resistor discharges the energy stored in the output capacitor to PGND whenever the regulator is disabled or encounters thermal shutdown. The internal discharge resistor disconnects from the output when the regulator is enabled and in normal operating conditions.

#### 9 Thermal Shutdown (TSD)

If the junction temperature of the device reaches the thermal shutdown limit of +150°C, the AP72250 shuts down both its high-side and low-side power MOSFETs and triggers the output active discharge. When the junction temperature reduces to the required level (+130°C typical), the device initiates a normal power-up cycle with soft-start.

AP72250 Document number: DS44135 Rev. 1 - 2 19 of 26 www.diodes.com



### 10 Power Derating Characteristics

To prevent the regulator from exceeding the maximum recommended operating junction temperature, some thermal analysis is required. The regulator's temperature rise is given by:

$$T_{RISE} = PD \cdot (\theta_{JA})$$
 Eq. 1

#### Where:

- PD is the power dissipated by the regulator
- ullet  $\theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature

The junction temperature, TJ, is given by:

$$T_{J} = T_{A} + T_{RISE} \tag{Eq. 2}$$

#### Where:

• TA is the ambient temperature of the environment

For the X1-WLB1713-12 package, the  $\theta_{JA}$  is 90°C/W. The actual junction temperature should not exceed the maximum recommended operating junction temperature of +125°C when considering the thermal design. Figure 55 shows a typical derating curve versus ambient temperature.




Figure 55. Output Current Derating Curve vs. Ambient Temperature

AP72250 Document number: DS44135 Rev. 1 - 2



#### 11 Setting the Output Voltage

The AP72250 has adjustable output voltages starting from 0.8V using an external resistive divider. The resistor values of the feedback network are selected based on a design trade-off between efficiency and output voltage accuracy. There is less current consumption in the feedback network for high resistor values, which improves efficiency at light loads. However, values too high cause the device to be more susceptible to noise affecting its output voltage accuracy. R2 can be determined by the following equation:

$$R2 = \frac{0.8 \cdot R1}{VOUT - 0.8V}$$
 Eq. 3

Table 1 shows a list of recommended component selections for common AP72250 output voltages referencing Figure 1.

AP72250 Output Voltage (V) R1 (kΩ) R2 (kΩ) L (µH) C1 (µF) C2 (µF) 1.8 100.0 80.6 0.47 10 2 x 22 2.5 100.0 0.68 32.4 10 2 x 22 100.0 10 2 x 22 3.3 31.6 1.00 5.0 100.0 19.1 1.00 10 2 x 22 5.2 100.0 18.2 1.00 10 2 x 22

**Table 1. Recommended Component Selections** 

#### 12 Inductor

Calculating the inductor value is a critical factor in designing a boost converter. For most designs, the following equation can be used to calculate the inductor value:

$$L = \frac{VIN \cdot (VOUT - VIN)}{VOUT \cdot \Delta I_L \cdot f_{SW}}$$
 Eq. 4

#### Where:

- ΔI<sub>L</sub> is the inductor current ripple
- fsw is the boost converter switching frequency

For AP72250, choose  $\Delta I_L$  to be 30% to 50% of the peak inductor current of 4.5A.

The inductor peak current is calculated by:

$$I_{L_{PEAK}} = I_{LOAD} \cdot \left( \frac{VOUT}{VIN} \right) + \frac{\Delta I_L}{2}$$
 Eq. 5

Peak current determines the required saturation current rating, which influences the size of the inductor. Saturating the inductor decreases the converter efficiency while increasing the temperatures of the inductor and the internal power MOSFETs. Therefore, choosing an inductor with the appropriate saturation current rating is important. For most applications, it is recommended to select an inductor of approximately  $1.0\mu H$  with a DC current rating of at least 35% higher than the maximum peak current. For highest efficiency, the inductor's DC resistance should be less than  $50m\Omega$ . Use a larger inductance for improved efficiency under light load conditions but beware of the "right-half-plane zero" frequency,  $F_{RHPZ}$ , which is:

$$F_{RHPZ} = \frac{VIN^2}{2 \cdot \pi \cdot IOUT \cdot VOUT \cdot L} \label{eq:FRHPZ}$$
 Eq. 6

The right-half-plane zero frequency can cause loop stability so it is ideal to have it be as high as possible. Therefore, for applications using a low VIN and a high VOUT, the recommendation is to decrease the inductance, the output current, or both, to avoid any possible stability issues caused by FRHPZ.

AP72250 Document number: DS44135 Rev. 1 - 2



#### 13 Input Capacitor

The input capacitor reduces both the surge current drawn from the input supply as well as the switching noise from the device. While a 10µF input capacitor is sufficient for most applications, larger values may be used to reduce input ripple without limitations. It is recommended to use at least X5R or X7R ceramic input capacitors.

#### 14 Output Capacitor

The output capacitor must sustain the ripple current produced during the off-time of the switching period. It must have a low ESR to minimize power dissipation due to the RMS output current.

The RMS current rating of the output capacitor is a critical parameter and must be higher than the RMS output current. As a rule of thumb, select an output capacitor with a RMS current rating greater than 2.5A.

Due to large dl/dt through the output capacitor, electrolytic, or ceramic capacitors with low ESR should be used. If using a tantalum capacitor, it must be surge protected or else capacitor failure could occur. For most applications, a total capacitance of 2 x 22µF using ceramic capacitors is sufficient.

The output capacitor keeps the output voltage ripple small, ensures feedback loop stability, and reduces both the overshoots and undershoots of the output voltage during load transients. During the first few microseconds of an increasing load transient, the converter recognizes the change from steady-state and enters maximum duty cycle to supply more current to the load. However, the inductor limits the change in increasing current depending on its inductance. Therefore, the output capacitor supplies the difference in current to the load during this time. Likewise, during the first few microseconds of a decreasing load transient, the converter recognizes the change from steady-state and sets the on-time to minimum to reduce the current supplied to the load. However, the inductor limits the change in decreasing current as well. Therefore, the output capacitor absorbs the excess current from the inductor during this time.

The ESR of the output capacitor dominates the output voltage ripple. The amount of output voltage ripple can be calculated by:

$$VOUT_{Ripple} = I_{L_{PEAK}} \cdot (ESR)$$
 Eq. 7

#### Where:

• ESR is the equivalent series resistance of the output capacitor

An output capacitor with large capacitance and low ESR is the best option. For most applications, using  $2 \times 22\mu F$  to  $5 \times 22\mu F$ , X5R or X7R ceramic capacitors are sufficient.



### Layout

#### **PCB Layout**

- 1. The AP72250 works at 4.7A peak load current so heat dissipation is a major concern in the layout of the PCB. 2oz copper for both the top and bottom layers is recommended.
- 2. Place the input capacitors as closely across VIN and PGND as possible.
- 3. Place the inductor as close to SW as possible.
- 4. Place the output capacitors as closely across VOUT and PGND as possible.
- 5. Connect the Analog Ground (GND) to a large, low-noise ground plane at the top or at an intermediate layer of the PCB and away from the switching current path of PGND.
- 6. Place the feedback components as close to FB as possible.
- 7. If using four or more layers, use at least the 2<sup>nd</sup> and 3<sup>rd</sup> layers as GND to maximize thermal performance.
- 8. Add as many vias as possible around both the GND pin and under the GND plane for heat dissipation to all the GND layers.
- 9. Add as many vias as possible around both the VIN pin and under the VIN plane for heat dissipation to all the VIN layers.
- 10. See Figure 56 for more details.





Figure 56. Recommended PCB Layout



### **Ordering Information**



Part Number	Package	Package Code	Packing		
Part Number	rackaye		Qty.	Carrier	
AP72250CJ12-7	X1-WLB1713-12	CJ12	3,000	7" Tape and Reel	

### **Marking Information**

### X1-WLB1713-12

(Top View)

XXYWX XX: Identification Code

Y: Year: 0~9

W: Week: A~Z: 1~26 week; a~z: 27~52 week; z represents

52 and 53 week X: Internal Code


Part Number	Package	Identification Code	
AP72250CJ12-7	X1-WLB1713-12	F5	



## **Package Outline Dimensions**

Please see http://www.diodes.com/package-outlines.html for the latest version.

#### X1-WLB1713-12




X1-WLB1713-12				
Dim	Min Max Typ			
Α	0.400	0.500	0.450	
<b>A</b> 1	0.170	0.210	0.190	
A2	0.210	0.310	0.260	
b	0.240	0.300	0.270	
D	1.325 1.375 1.350			
D1	0.750 0.850 0.800			
Е	1.725	1.775	1.750	
E1	1.150 1.250 1.200			
е	0	.400 BS	С	
SD	0	.400 BS	С	
SE	0.000 BSC			
aaa	0.10			
bbb	0.10			
CCC	0.05			
All Dimensions in mm				

### **Suggested Pad Layout**

Please see http://www.diodes.com/package-outlines.html for the latest version.

### X1-WLB1713-12



Dimensions	Value (in mm)
С	0.400
C1	1.200
C2	0.800
C3	0.400
D	0.270

### **Mechanical Data**

- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: SnAgCu Balls, Solderable per MIL-STD-202, Method 208 @1
- Weight: 0.002 grams (Approximate)



#### **IMPORTANT NOTICE**

- 1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (<a href="https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/">https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/</a>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2022 Diodes Incorporated

www.diodes.com

AP72250 26 of 26 January 2022
Document number: DS44135 Rev. 1 - 2 **www.diodes.com** © Diodes Incorporated