

# DS160PR822 PCIe 4.0 16-Gbps 8-Channel Linear Redriver with Four 2x2 Crosspoint

#### 1 Features

- Eight channel linear equalizer supporting PCIe 4.0 up to 16 Gbps
- Protocol agnostic linear redriver supporting many high speed interface including UPI, DisplayPort, SAS, SATA, XFI
- Provides four 2x2 Crosspoint mux function
- Provides equalization to handle up to 42 dB of PCIe 4.0 channels
- CTLE boosts up to 18 dB at 8 GHz
- Ultra-low latency of 90 ps
- Low additive random jitter of 70 fs with PRBS data
- Single 3.3 V supply
- Low active power of 107 mW/channel
- No heat sink required
- Pin-strap, SMBus/I <sup>2</sup> C or EEPROM programming
- Automatic receiver detection for PCIe use cases
- Seamless support for PCIe link training
- Support for x2, x4, x8, x16 PCIe bus width with one or multiple DS160PR822
- Industrial temperature range of -40°C to 85°C
- 5.5 mm × 10 mm, 64-pin WQFN package

## 2 Applications

- Rack server
- Microserver & tower server
- High performance computing
- Hardware accelerator
- Network attached storage
- Storage area network (SAN) & host bus adapter (HBA) card
- Network interface card (NIC)
- Desktop PC/motherboard

### 3 Description

The DS160PR822 is an eight channel low-power high-performance linear redriver designed to support PCIe 4.0 and Ultra Path Interface (UPI) 2.0 up to 16 Gbps. The device is a protocol agnostic linear redriver that can operate for many differential interfaces.


The DS160PR822 receivers deploy continuous time linear equalizers (CTLE) to provide a high-frequency boost. The equalizer can open an input eye that is completely closed due to inter-symbol interference (ISI) induced by an interconnect medium, such as PCB traces and cables. The linear redriver along with the passive channel as a whole get link trained for best transmit and receive equalization settings resulting in best electrical link and lowest possible latency. Low channel-channel cross-talk, low additive jitter and excellent return loss allows the device to become almost a passive element in the link. The devices has internal linear voltage regulator to provide clean power supply for high speed datapaths that provides high immunity to any supply noise on the board.

The DS160PR822 implements high speed testing during production for reliable high manufacturing. The device also has low AC and DC gain variation providing consistant equalization in high volume platform deployment.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DS160PR822	WQFN (64)	5.5 mm × 10.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application** 



## **Table of Contents**

1 Features1	7.2 Functional Block Diagram	16
2 Applications1	7.3 Feature Description	.16
3 Description1	7.4 Device Functional Modes	.18
4 Revision History2	7.5 Programming	19
5 Pin Configuration and Functions3	8 Application and Implementation	21
Pin Functions4	8.1 Application Information	21
6 Specifications7	8.2 Typical Applications	
6.1 Absolute Maximum Ratings7	9 Power Supply Recommendations	
6.2 ESD Ratings 7	10 Layout	.26
6.3 Recommended Operating Conditions7	10.1 Layout Guidelines	26
6.4 Thermal Information8	10.2 Layout Example	27
6.5 DC Electrical Characteristics8	11 Device and Documentation Support	.28
6.6 High Speed Electrical Characteristics9	11.1 Receiving Notification of Documentation Updates	28
6.7 SMBUS/I2C Timing Characteristics10	11.2 Community Resources	.28
6.8 Typical Characteristics12	11.3 Trademarks	28
7 Detailed Description15	12 Mechanical, Packaging, and Orderable	
7.1 Overview	Information	28

# **4 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2020	*	Initial release



# **5 Pin Configuration and Functions**

Figure 5-1. NJX Package 64-Pin WQFN Top View





## **Pin Functions**

PIN	ı	UO TYPE	DESCRIPTION			
NAME	NO.	I/O, TYPE	DESCRIPTION			
ALL_DONE_N	31	O, 3.3 V open drain	In SMBus/I²C Master Mode: Indicates the completion of a valid EEPROM register load operation. External pullup resistor such as $4.7~\mathrm{k}\Omega$ required for operation. High: External EEPROM load failed or incomplete Low: External EEPROM load successful and complete In SMBus/I²C slave/Pin Mode: This output is High-Z. The pin can be left floating.			
MODE	61	I, 4-level	Sets device control configuration modes. 4-level IO pin as defined in Table 7-1. The pin can be exercised at device power up or in normal operation mode.  L0: Pin Mode – device control configuration is done solely by strap pins.  L1: SMBus/I²C Master Mode - device control configuration is read from external EEPROM. When the device has finished reading from the EEPROM successfully, it will drive the ALL_DONE_N pin LOW. SMBus/I²C slave operation is available in this mode before, during or after EEPROM reading. Note during EEPROM reading if the external SMBus/I²C master wants to access the device registers it must support arbitration.  L2: SMBus/I²C Slave Mode – device control configuration is done by an external controller with SMBus/I²C master.  L3 (Float): RESERVED – TI internal test mode.			
EQ0_0 / ADDR0	59	I, 4-level	In Pin Mode:			
EQ1_0 / ADDR1	60	I, 4-level	Sets receiver linear equalization (CTLE) for channels 0-3 according to Table 7-3.  These pins are sampled at device power-up only.  In SMBus/I <sup>2</sup> C Mode:  Sets SMBus / I <sup>2</sup> C slave address according to Table 7-4. These pins are sampled at device power-up only.  Sets receiver linear equalization (CTLE) for channels 4-7 according to Table 7-3 in Pin			
EQ0_1	27	I, 4-level	Sets receiver linear equalization (CTLE) for channels 4-7 according to Table 7-3 in Pin mode. The pin is sampled at device power-up only.			
EQ1_1	29	I, 4-level	Sets receiver linear equalization (CTLE) for channels 4-7 according to Table 7-3 in Pin mode. The pin is sampled at device power-up only.			
GAIN0 / SDA	63	I, 4-level / I/O, 3.3 V LVCMOS, open drain	In <b>Pin Mode:</b> Flat gain (DC and AC) from the input to the output of the device for channels 0-3. The pin is sampled at device power-up only. In <b>SMBus/l<sup>2</sup>C Mode:</b> 3.3 V SMBus/l <sup>2</sup> C data. External 1 k $\Omega$ to 5 k $\Omega$ pullup resistor is required as per SMBus / I <sup>2</sup> C interface standard.			
GAIN1	28	I, 4-level	Flat gain (DC and AC) from the input to the output of the device for channels 4-7 in Pin mode. The pin is sampled at device power-up only.			
GND	EP, 9, 12, 21, 24, 32, 41, 44, 53, 56, 64	Р	Ground reference for the device. EP: the Exposed Pad at the bottom of the QFN package. It is used as the GND return for the device. The EP should be connected to ground plane(s) through low resistance path. A via array provides a low impedance path to GND. The EP also improves thermal dissipation.			
PD0	25	I, 3.3 V LVCMOS	2-level logic controlling the operating state of the redriver. Active in all device control modes. The pin has internal 1-M $\Omega$ weak pulldown resistor. High: Power down for channels 0-3 Low: Power up, normal operation for channels 0-3			
PD1	26	I, 3.3 V LVCMOS	2-level logic controlling the operating state of the redriver. Active in all device control modes. The pin has internal 1-M $\Omega$ weak pulldown resistor. High: Power down for channels 4-7 Low: Power up, normal operation for channels 4-7			
READ_EN_N	57	I, 3.3 V LVCMOS	In SMBus/I²C Master Mode: After device power up, when the pin is low, it initiates the SMBus / I²C master mode EEPROM read function. Once EEPROM read is complete (indicated by assertion of ALL_DONE_N low), this pin can be held low for normal device operation. During the EEPROM load process the device's signal path is disabled. In SMBus/I²C Slave and Pin Modes: In these modes the pin is not used. The pin can be left floating. The pin has internal 1-M $\Omega$ weak pulldown resistor.			



www.ti.com

PIN		UO TVDE	DESCRIPTION		
NAME	NO.	I/O, TYPE	DESCRIPTION		
SEL0	58	I, 3.3 V LVCMOS	The pin selects the mux path for channels 0-3. L: straight data path - RX[0/1/2/3][P/N] connected to TX[0/1/2/3][P/N] through the redriver. H: cross data path - RX[0/1/2/3][P/N] connected to TX[1/0/3/2][P/N] through the redriver Active in all device control modes. 59 k $\Omega$ internal pull-down.		
SEL1	30	I, 3.3 V LVCMOS	The pin selects the mux path for channels 4-7. L: straight data path - RX[4/5/6/7][P/N] connected to TX[4/5/6/7][P/N] through the redriver. H: cross data path - RX[4/5/6/7][P/N] connected to TX[5/4/7/6][P/N] through the redriver Active in all device control modes. 59 k $\Omega$ internal pull-down.		
RX_DET / SCL	62	I, 4-level / I/O, 3.3 V LVCMOS, open drain	In <b>Pin Mode:</b> Sets receiver detect state machine options according to Table 7-2. The pin is sampled at device power-up only. In <b>SMBus/l<sup>2</sup>C Mode:</b> 3.3V SMBus/l <sup>2</sup> C clock. External 1 k $\Omega$ to 5 k $\Omega$ pullup resistor is required as per SMBus / l <sup>2</sup> C interface standard.		
RX0N	2	I	Inverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 0.		
RX0P	1	I	Noninverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 0.		
RX1N	5	1	Inverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 1.		
RX1P	4	1	Noninverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 1.		
RX2N	8	I	Inverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 2.		
RX2P	7	I	Noninverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 2.		
RX3N	11	I	Inverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 3.		
RX3P	10	I	Noninverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 3.		
RX4N	14	1	Inverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 4.		
RX4P	13	I	Noninverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 4.		
RX5N	17	ı	Inverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 5.		
RX5P	16	I	Noninverting differential inputs to the equalizer. An on-chip, 100 $\Omega$ termination resistor connects RXP to RXN. Channel 5.		
RX6N	20	ı	Inverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 6.		
RX6P	19	I	Noninverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 6.		
RX7N	23	I	Inverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 7.		
RX7P	22	I	Noninverting differential inputs to the equalizer. Integrated 50 $\Omega$ termination resistor from the pin to internal CM bias voltage. Channel 7.		
TX0N	54	0	Inverting pin for 100 $\Omega$ differential driver output. Channel 0.		
TX0P	55	0	Non-inverting pin for 100 $\Omega$ differential driver output. Channel 0.		
TX1N	51	0	Inverting pin for 100 $\Omega$ differential driver output. Channel 1.		
TX1P	52	0	Non-inverting pin for 100 $\Omega$ differential driver output. Channel 1.		
TX2N	48	0	Inverting pin for 100 $\Omega$ differential driver output. Channel 2.		
TX2P	49	0	Non-inverting pin for 100 $\Omega$ differential driver output. Channel 2.		
TX3N	45	0	Inverting pin for 100 $\Omega$ differential driver output. Channel 3.		



P	IN	UO TYPE	DESCRIPTION		
NAME	NO.	I/O, TYPE	DESCRIPTION		
TX3P	46	0	Non-inverting pin for 100 $\Omega$ differential driver output. Channel 3.		
TX4N	42	0	Inverting pin for 100 $\Omega$ differential driver output. Channel 4.		
TX4P	43	0	Non-inverting pin for 100 $\Omega$ differential driver output. Channel 4.		
TX5N	39	0	Inverting pin for 100 $\Omega$ differential driver output. Channel 5.		
TX5P	40	0	Non-inverting pin for 100 $\Omega$ differential driver output. Channel 5.		
TX6N	36	0	Inverting pin for 100 $\Omega$ differential driver output. Channel 6.		
TX6P	37	0	Non-inverting pin for 100 $\Omega$ differential driver output. Channel 6.		
TX7N	33	0	Inverting pin for 100 $\Omega$ differential driver output. Channel 7.		
TX7P	34	0	Non-inverting pin for 100 $\Omega$ differential driver output. Channel 7.		
VCC	6, 18, 38, 50	Р	Power supply pins. VCC = 3.3 V ±10%. The VCC pins on this device should be connected through a low-resistance path to the board VCC plane.		
VREG1	3, 47	Р	Internal voltage regulator output. Must add decoupling caps of 0.1 µF near each pins. The regulator is only for internal use. Do not use to provide power to any external component. Do not connect to VREG2.		
VREG2	15, 35	Р	Internal voltage regulator output. Must add decoupling caps of 0.1 µF near each pins. The regulator is only for internal use. Do not use to provide power to any external component. Do not connect to VREG1.		



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
VCC <sub>ABSMAX</sub>	Supply voltage (VCC)	-0.5	4.0	V
VIO <sub>CMOS,ABSMAX</sub>	3.3 V LVCMOS and open drain I/O voltage	-0.5	4.0	V
VIO <sub>4LVL,ABSMAX</sub>	4-level input I/O voltage	-0.5	2.75	V
VIO <sub>HS-RX,ABSMAX</sub>	High-speed I/O voltage (RXnP, RXnN)	-0.5	3.2	V
VIO <sub>HS-TX,ABSMAX</sub>	High-speed I/O voltage (TXnP, TXnN)	-0.5	2.75	V
T <sub>J,ABSMAX</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

				VALUE	UNIT
			Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	
	$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±3 kV
may actually have higher performance.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage, VCC to GND	DC plus AC power should not exceed these limits	3.0	3.3	3.6	V
		DC to <50 Hz, sinusoidal			250	mVpp
N	Supply noise tolerance <sup>1</sup>	50 Hz to 500 kHz, sinusoidal			100	mVpp
N <sub>VCC</sub>	Supply hoise tolerance	500 kHz to 2.5 MHz, sinusoidal			33	mVpp
		>2.5 MHz, sinusoidal			10	mVpp
T <sub>RampVCC</sub>	VCC supply ramp time	From 0 V to 3.0 V	0.150		100	ms
TJ	Operating junction temperature		-40		115	°C
T <sub>A</sub>	Operating ambient temperature		-40		85	°C
PW <sub>LVCMOS</sub>	Minimum pulse width required for the device to detect a valid signal on LVCMOS inputs	PD1/0, SEL1/0, and READ_EN_N	200			uS
VCC <sub>SMBUS</sub>	SMBus/I <sup>2</sup> C SDA and SCL open drain termination voltage	Supply voltage for open drain pull-up resistor			3.6	V
F <sub>SMBus</sub>	SMBus/I <sup>2</sup> C clock (SCL) frequency in SMBus slave mode		10		400	kHz
VID <sub>LAUNCH</sub>	Source differential launch amplitude		800		1200	mVpp
DR	Data rate		1		16	Gbps

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **6.4 Thermal Information**

	THERMAL METRIC(1)	DS160PR 8 22	LIAUT
	THERMAL METRICUT	NJX, 64 Pins	UNIT
R <sub>θJA-High</sub> K	Junction-to-ambient thermal resistance	22.9	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	9.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

### **6.5 DC Electrical Characteristics**

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power						
DOWED	A . 6:	GAIN1/0 = L3 (default)		107		mW
POWER <sub>CH</sub>	Active power per channel	GAIN1/0 = L0		99		mW
I <sub>ACTIVE-8CH</sub>	Device current consumption when all eight channels are active	GAIN1/0 = L3		260	360	mA
І <sub>ЅТВҮ</sub>	Device current consumption in standby power mode	All channels disabled (PD1,0 = H)		30	45	mA
$V_{REG}$	Internal regulator output			2.5		V
Control IO (	SDA, SCL, PD1, PD0, READ_EN_N, SEL	1, SEL0 pins)			•	
V <sub>IH</sub>	High level input voltage	SDA, SCL, PD1, PD0, READ_EN_N, SEL1, SEL0 pins	2.1			V
V <sub>IL</sub>	Low level input voltage	SDA, SCL, PD1, PD0, READ_EN_N, SEL1, SEL0 pins			1.08	V
V <sub>OH</sub>	High level output voltage	$R_{pull-up}$ = 4.7 k $\Omega$ (SDA, SCL, ALL_DONE_N pins)	2.1			V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = -4 mA (SDA, SCL, ALL_DONE_N pins)			0.4	٧
I <sub>IH,SEL</sub>	Input high leakage current for SEL pins	V <sub>Input</sub> = VCC for SEL1, SEL0 pins			80	μA
I <sub>IH</sub>	Input high leakage current	V <sub>Input</sub> = VCC, (SCL, SDA, PD1, PD0, READ_EN_N pins)			10	μA
I <sub>IL</sub>	Input low leakage current	V <sub>Input</sub> = 0 V, (SCL, SDA, PD1, PD0, READ_EN_N, SEL1, SEL0 pins)	-10			μΑ
I <sub>IH,FS</sub>	Input high leakage current for fail safe input pins	V <sub>Input</sub> = 3.6 V, VCC = 0 V, (SCL, SDA, , PD1, PD0, READ_EN_N, SEL1, SEL0 pins)			200	μΑ
C <sub>IN-CTRL</sub>	Input capacitance	SDA, SCL, PD1, PD0, READ_EN_N, SEL1, SEL0 pins		1.5		pF
4 Level IOs	(MODE, GAIN0, GAIN1, EQ0_0, EQ1_0,	EQ0_1, EQ1_1, RX_DET pins)				
I <sub>IH_4L</sub>	Input high leakage current, 4 level IOs	VIN = 2.5 V			10	μΑ
I <sub>IL_4L</sub>	Input low leakage current for all 4 level IOs except MODE.	VIN = GND	-10			μA
I <sub>IL_4L,MODE</sub>	Input low leakage current for MODE pin	VIN = GND	-200			μA
Receiver	•				I	



over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
V <sub>RX-DC-CM</sub>	RX DC common mode (CM) voltage	Device is in active or standby state		2.5	V
Z <sub>RX-DC</sub>	Rx DC single-ended impedance			50	Ω
Z <sub>RX-HIGH-IMP-</sub> DC-POS	DC input CM input impedance during Reset or power-down	Inputs are at CM voltage	20		kΩ
Transmitter					
Z <sub>TX-DIFF-DC</sub>	DC differential Tx impedance	Impedance of Tx during active signaling, VID,diff = 1Vpp		100	Ω
V <sub>TX-DC-CM</sub>	Tx DC common mode Voltage			0.75	V
I <sub>TX-SHORT</sub>	Tx Short circuit current	Total current the Tx can supply when shorted to GND		9	00 mA

## **6.6 High Speed Electrical Characteristics**

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Receiver						
		50 MHz to 1.25 GHz		-25		dB
RL <sub>RX-DIFF</sub>	land the differential materials	1.25 GHz to 2.5 GHz		-22		dB
KL <sub>RX-DIFF</sub>	Input differential return loss	2.5 GHz to 4.0 GHz		-21		dB
		4.0 GHz to 8.0 GHz		-16		dB
XT <sub>RX</sub>	Receive-side pair-to-pair isolation	Pair-to-pair isolation (SDD21) between two adjacent receiver pairs from 10 MHz to 8 GHz.		-47		dB
Transmitter						
V <sub>TX-AC-CM-PP</sub>	Tx AC peak-to-peak common mode voltage	Measured with lowest EQ, VOD = L2; PRBS-7, 16 Gbps, over at least 10E6 bits using a bandpas filter from 30 Khz to 500 Mhz			50	mVpp
V <sub>TX-CM-DC-</sub> ACTIVE-IDLE- DELTA	Absolute delta of DC common mode voltage during L0 and Electrical Idle	V <sub>TX-CM-DC</sub> =  V <sub>OUTn+</sub> + V <sub>OUTn-</sub>  /2, measured by taking the absolute difference of V <sub>TX-CM-DC</sub> during PCIe state L0 and Electrical Idle	0		100	mV
V <sub>TX-CM-DC-</sub> LINE-DELTA	Absolute delta of DC common mode voltage between V <sub>OUTn+</sub> and V <sub>OUTn-</sub> during L0	Measured by taking the absolute difference of V <sub>OUTn+</sub> and V <sub>OUTn-</sub> during PCle state L0			10	mV
V <sub>TX-IDLE-DIFF-</sub> AC-p	AC Electrical Idle differential output voltage	Measured by taking the absolute difference of V <sub>OUTn+</sub> and V <sub>OUTn-</sub> during Electrical Idle, measured with a bandpass filter consisting of two first-order filters. The high-pass and low-pass -3-dB bandwidths are 10 kHz and 1.25 GHz, respectively - zero at input	0		10	mV
V <sub>TX-IDLE-DIFF-</sub> DC	DC Electrical Idle differential output voltage	Measured by taking the absolute difference of V <sub>OUTn+</sub> and V <sub>OUTn-</sub> during Electrical Idle, measured with a first-order low-pass Filter with –3-dB bandwidth of 10 kHz	0		5	mV
V <sub>TX-RCV-</sub> DETECT	Amount of voltage change allowed during receiver detection	Measured while Tx is sensing whether a low-impedance Receiver is present. No load is connected to the driver output	0		600	mV



over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		50 MHz to 1.25 GHz		-20		dB
<b>5</b> .		1.25 GHz to 2.5 GHz		-18		dB
RL <sub>TX-DIFF</sub>	Output differential return loss	2.5 GHz to 4.0 GHz		-18		dB
		4.0 GHz to 8.0 GHz		-17		dB
XT <sub>TX</sub>	Transmit-side pair-to-pair isolation	Minimum pair-to-pair isolation (SDD21) between two adjacent transmitter pairs from 10 MHz to 8 GHz.		-48		dB
Device Datap	ath					
T <sub>PLHD/PHLD</sub>	Input-to-output latency (propagation delay) through a data channel	For either low-to-high or high-to-low transition.		90	120	ps
L <sub>TX-SKEW</sub>	Lane-to-lane output skew	Between any two lanes within a single transmitter.	-20		20	ps
T <sub>RJ-DATA</sub>	Additive random jitter with data	Jitter through redriver minus the calibration trace. 16Gbps PRBS15. Minimal input/output channels. Minimum EQ. 800 mVpp-diff input swing.		70		fs
T <sub>RJ-INTRINSIC</sub>	Intrinsic additive random jitter with clock	Jitter through redriver minus the calibration trace. 8 Ghz CK. Minimal input/output channels. Minimum EQ. 400 mVpp-diff input swing.		90		fs
JITTER <sub>TOTAL</sub> DATA	Additive total jitter with data	Jitter through redriver minus the calibration trace. 16 Gbps PRBS15. Minimal input/output channels. Minimum EQ. 800 mVpp-diff input swing.		4		ps
JITTER <sub>TOTAL</sub>	Intrinsic additive total jitter with clock	Jitter through redriver minus the calibration trace. 8 Ghz CK. Minimal input/output channels. Minimum EQ. 800 mVpp-diff input swing.		1		ps
		Minimum EQ, GAIN1/0=L0		-4.2		dB
		Minimum EQ, GAIN1/0=L1		-1.8		dB
FLAT-GAIN	Flat gain (DC and AC) input to output	Minimum EQ, GAIN1/0=L2		0.25		dB
		Minimum EQ, GAIN1/0=L3 (float, default)		2		dB
EQ-MAX <sub>8G</sub>	EQ boost at max setting (EQ INDEX = 15)	AC gain at 8 GHz relative to gain at 100 MHz. GAIN1/0=L3 (float, default).		18.0		dB
DCGAIN <sub>VAR</sub>	DC gain variation	GAIN1/0 = L2, minimum EQ setting. Max-Min.	-2.3		1.7	dB
EQGAIN <sub>VAR</sub>	EQ boost variation	At 8 Ghz. GAIN1/0 = L2, maximum EQ setting. Max-Min.	-3.3		3.7	dB
LIN <sub>DC</sub>	Output DC linearity	GAIN1/0 = L3 (float, default). 128T pattern at 2.5 Gbps.		1000		mVpp
LIN <sub>AC</sub>	Output AC linearity	GAIN1/0 = L3 (float, default). 1T pattern at 16 Gbps.		750		mVpp

# 6.7 SMBUS/I2C Timing Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Slave Mode						
t <sub>SP</sub>	Pulse width of spikes which must be suppressed by the input filter				50	ns



•	ing free-air temperature range (unless PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		1201 CONDITIONS		• • • •	WAX	<b>U</b> IIII
t <sub>HD-STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated		0.6			μs
$t_{LOW}$	LOW period of the SCL clock		1.3			μs
T <sub>HIGH</sub>	HIGH period of the SCL clock		0.6			μs
t <sub>SU-STA</sub>	Set-up time for a repeated START condition		0.6			μs
t <sub>HD-DAT</sub>	Data hold time		0			μs
t <sub>SU-DAT</sub>	Data setup time		0.1			μs
t <sub>r</sub>	Rise time of both SDA and SCL signals	Pull-up resistor = 4.7 kΩ, Cb = 10pF		120		ns
t <sub>f</sub>	Fall time of both SDA and SCL signals	Pull-up resistor = 4.7 kΩ, Cb = 10pF		2		ns
t <sub>su-sto</sub>	Set-up time for STOP condition		0.6			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition		1.3			μs
t <sub>VD-DAT</sub>	Data valid time				0.9	μs
t <sub>VD-ACK</sub>	Data valid acknowledge time				0.9	μs
C <sub>b</sub>	capacitive load for each bus line				400	pF
Master Mod	le					
f <sub>SCL-M</sub>	SCL clock frequency	MODE = L1 (Master Mode)		303		kHz
t <sub>LOW-M</sub>	SCL low period			1.9		μs
t <sub>HIGH-M</sub>	SCL high period			1.4		μs
t <sub>SU-STA-M</sub>	Set-up time for a repeated START condition			2		μs
t <sub>HD-STA-M</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated			1.5		μs
t <sub>SU-DAT-M</sub>	Data setup time			1.4		μs
t <sub>HD-DAT-M</sub>	Data hold time			0.5		μs
t <sub>R-M</sub>	Rise time of both SDA and SCL signals	Pull-up resistor = 4.7 kΩ, Cb = 10pF		120		ns
t <sub>F-M</sub>	Fall time of both SDA and SCL signals	Pull-up resistor = 4.7 kΩ, Cb = 10pF		2		ns
t <sub>SU-STO-M</sub>	Stop condition setup time			1.5		μs
EEPROM T	ming					
T <sub>EEPROM</sub>	EEPROM configuration load time	Time to assert ALL_DONE_N after READ_EN_N has been asserted. Single device reading its configuration from an EEPROM with common channel configuration with individual channel settings. This time scales with the number of devices reading from the same EEPROM. Does not include power-on reset time.		7.5		ms
T <sub>POR</sub>	Time to first SMBus access	Power supply stable after initial ramp. Includes initial power-on reset time.		50		ms



### **6.8 Typical Characteristics**




Figure 6-1. Typical EQ Boost vs Frequency




Figure 6-2. Typical EQ Boost over Voltage and Temperature with EQ=15




Figure 6-3. Typical RX Differential Return Loss




Figure 6-4. Typical TX Differential Return Loss






Figure 6-5. Typical Jitter Characteristics - Top: 16Gbps PRBS15 Input to the Device, Bottom: Output of the Device.



## 7 Detailed Description

#### 7.1 Overview

The DS160PR822 is an eight-channel multi-rate linear repeater with integrated signal conditioning. The device provides quad 2x2 crosspoint mux functionality selectable by pin control or SMBus/I<sup>2</sup>C. The device's signal channels operate independently from one another. Each channel includes a continuous-time linear equalizer (CTLE) and a linear output driver, which together compensate for a lossy transmission channel between the source transmitter and the final receiver. The linearity of the data path is specifically designed to preserve any transmit equalization while keeping receiver equalization effective.

The DS160PR822 can be configured three different ways:


**Pin Mode** – device control configuration is done solely by strap pins. Pin mode is expected to be good enough for many system implementation needs.

**SMBus/I<sup>2</sup>C Master Mode** - device control configuration is read from external EEPROM. When the device has finished reading from the EEPROM successfully, it will drive the ALL\_DONE\_N pin LOW. SMBus/I<sup>2</sup>C slave operation is available in this mode before, during or after EEPROM reading. Note during EEPROM reading if the external SMBus/I<sup>2</sup>C master wants to access device registers it must support arbitration. The mode is prefferred when software implementation is not desired.

**SMBus/I<sup>2</sup>C Slave Mode** - provides most flexibility. Requires a SMBus/I<sup>2</sup>C master device to configure the device through writing to its slave address.



### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Linear Equalization

The DS160PR822 receivers feature a continuous-time linear equalizer (CTLE) that applies high-frequency boost and low-frequency attenuation to help equalize the frequency-dependent insertion loss effects of the passive channel. Table 7-1 shows available equalization boost through EQ control pins (EQ1\_0 and EQ0\_0 for channels 0-3 and EQ1\_1 and EQ0\_1 for channels 4-7), when in Pin Control mode (MODE = L0).

**Table 7-1. Equalization Control Settings** 

	EQUALIZATION SETTI	NG	TYPICAL E	Q BOOST (dB)
EQ INDEX	EQ1_0 (Ch 0-3) / EQ1_1 (Ch 4-7)	EQ0_0 (Ch0-3) / EQ0_1 (Ch 4-7)	@ 4 GHz	@ 8 GHz
0	L0	LO	0.0	-0.2
1	L0	L1	1.5	4.5
2	L0	L2	2.0	5.5
3	L0	L3	2.5	6.5
4	L1	LO	2.7	7.0
5	L1	L1	3.0	8.0
6	L1	L2	4.0	9.0



**Table 7-1. Equalization Control Settings (continued)** 

	EQUALIZATION SETTI	NG	TYPICAL EC	Q BOOST (dB)
EQ INDEX	EQ1_0 (Ch 0-3) / EQ1_1 (Ch 4-7)	EQ0_0 (Ch0-3) / EQ0_1 (Ch 4-7)	@ 4 GHz	@ 8 GHz
7	L1	L3	5.0	10.0
8	L2	LO	6.0	11.0
9	L2	L1	7.0	12.0
10	L2	L2	7.5	13.0
11	L2	L3	8.0	13.5
12	L3	LO	8.5	15.0
13	L3	L1	9.5	16.5
14	L3	L2	10.0	17.0
15	L3	L3	11.0	18.0

The equalization of the device can also be set by writing to SMBus/I<sup>2</sup>C registers in slave or master mode. Refer to the *DS160PR822 Programming Guide* (SNLU279) for details.

#### 7.3.2 Flat Gain

The GAIN1 and GAIN0 pins can be used to set the overall datapath flat gain (DC and AC) of the DS160PR822 when the device is in Pin Mode. The pin GAIN0 sets the flat gain for channels 0-3 and GAIN1 sets the same for channels 4-7. The default recommendation for most systems will be GAIN1,0 = L3 (float).

The flat gain and equalization of the DS160PR822 must be set such that the output signal swing at DC and high frequency does not exceed the DC and AC linearity ranges of the devices, respectively.

#### 7.3.3 Receiver Detect State Machine

The DS160PR822 deploys an RX detect state machine that governs the RX detection cycle as defined in the PCI express specifications. At power up, after a manually triggered event through PD0 and/or PD1 pins (in pin mode), or writing to the relevant I<sup>2</sup>C/SMBus register, the redriver determines whether or not a valid PCI express termination is present at the far end of the link. The RX\_DET pin of DS160PR822 provides additional flexibility for system designers to appropriately set the device in desired mode according to Table 7-2. PD0 and PD1 pins impact channel groups 0-3 and 4-7 respectively. If all eight channels of DS160PR822 is used for a same PCI express link, the PD1 and PD0 pins can be shorted and driven together. For most applications the RX\_DET pin can be left floating for default settings. Note mux selection pins SEL0 and SEL1 also triggers the RX detect state machine.

**Table 7-2. Receiver Detect State Machine Settings** 

PD0	PD1	RX_DET	Channels 0-3 RX Common-mode Impedance	Channels 4-7 RX Common-mode Impedance	COMMENTS
L	L	L0	Always 50Ω	Always 50Ω	PCI Express RX detection state machine is disabled. Recommended for non PCIe interface use case where the DS160PR822 is used as buffer with equalization.
L	L	L3 (Float)	Pre Detect: Hi-Z Post Detect: 50 Ω.	Pre Detect: Hi-Z Post Detect: 50 Ω.	TX polls every ~150us until valid termination is detected. RX CM impedance held at Hi-Z until detection Reset by asserting PD0/1 high for 200µs then low.
Н	L	Х	Hi-Z	Pre Detect: Hi-Z Post Detect: 50 Ω.	Reset Channels 0-3 signal path and set their RX impedance to Hi-Z
L	Н	Х	Pre Detect: Hi-Z Post Detect: 50 Ω.	Hi-Z	Reset Channels 4-7 signal path and set their RX impedance to Hi-Z.
Н	Н	Х	Hi-Z	Hi-Z	



#### 7.3.4 Cross Point

The DS160PR822 provides quad 2x2 cross-point function. Using pin SEL1, SEL0 pins the 8 channel signal paths can be configured as staright connection or quad cross connections. SEL1 pin impacts channel 0-3 and SEL1 configures channels 4-7.




Figure 7-1. DS160PR822 Signal Flow Diagram for Cross-Point Mux Operation

#### 7.4 Device Functional Modes

### 7.4.1 Active PCIe Mode

The device is in normal operation with PCIe state machine enabled by RX\_DET = L1/L2/L3. In this mode PD0/PD1 pins are driven low in a system (for example by PCIE connector "PRSNT" signal). In this mode, the DS160PR822 redrives and equalizes PCIe RX or TX signals to provide better signal integrity.

#### 7.4.2 Active Buffer Mode

The device is in normal operation with PCIe state machine disabled by RX\_DET = L0. This mode is recommended for non-PCIe use cases. In this mode the device is working as a buffer to provide linear equalization to improve signal integrity.

### 7.4.3 Standby Mode

The device is in standby mode invoked by PD1,0 = H. In this mode, the device is in standby mode conserving power.



#### 7.5 Programming

### 7.5.1 Control and Configuration Interface

#### 7.5.1.1 Pin Mode

The DS160PR822 can be fully configured through pin-strap pins. In this mode the device uses 2-level and 4-level pins for device control and signal integrity optimum settings. The *Section 5* section defines the control pins.

#### 7.5.1.1.1 Four-Level Control Inputs

The DS160PR822 has 4-level inputs pins (EQ0\_0, EQ1\_0, EQ0\_1, EQ1\_1, GAIN0, GAIN1, MODE, and RX\_DET) that are used to control the configuration of the device. These 4-level inputs use a resistor divider to help set the 4 valid levels and provide a wider range of control settings. External resistors must be of 10% tolerance or better. The pins are sampled at power-up only. The MODE pin can be exercised at device power up or in normal operation mode.

**Table 7-3. 4-Level Control Pin Settings** 

LEVEL	SETTING
LO	1 kΩ to GND
L1	13 kΩ to GND
L2	59 kΩ to GND
L3	F (Float)

#### 7.5.1.2 SMBUS/I<sup>2</sup>C Register Control Interface

If MODE = L2 (SMBus /  $I^2C$  slave control mode), the DS160PR822 is configured for best signal integrity through a standard  $I^2C$  or SMBus interface that may operate up to 400 kHz. The slave address of the device is determined by the pin strap settings on the ADDR1 and ADDR0 pins. Note slave addresses to access channel 0-3 and Channels 4-7 is different. Channel bank 4-7 has address which is Channel bank 0-3 address +1. The sixteen possible slave addresses (8-bit) for each channel banks of the the device are shown in Table 7-4. In SMBus/ $I^2C$  modes the SCL, SDA pins must be pulled up to a 3.3 V supply with a pull-up resistor. The value of the resistor depends on total bus capacitance. 4.7 k $\Omega$  is a good first approximation for a bus capacitance of 50 pF.

Refer to the DS160PR822 Programming Guide (SNLU279) for register map details.

Table 7-4. SMBUS/I2C Slave Address Settings

ADDR1	ADDR0	7-bit Slave Address Channels 0-3	7-bit Slave Address Channels 4-7
L0	LO	0x18	0x19
L0	L1	0x1A	0x1B
L0	L2	0x1C	0x1D
L0	L3	0x1E	0x1F
L1	LO	0x20	0x21
L1	L1	0x22	0x23
L1	L2	0x24	0x25
L1	L3	0x26	0x27
L2	LO	0x28	0x29
L2	L1	0x2A	0x2B
L2	L2	0x2C	0x2D
L2	L3	0x2E	0x2F
L3	L0	0x30	0x31
L3	L1	0x32	0x33
L3	L2	0x34	0x35
L3	L3	0x36	0x37

#### 7.5.1.3 SMBus/I <sup>2</sup> C Master Mode Configuration (EEPROM Self Load)

The DS160PR822 can also be configured by reading from EEPROM. To enter into this mode MODE pin must be set to L1. The EEPROM load operation only happens once after device's initial power-up. If the device is configured for SMBus master mode, it will remain in the SMBus IDLE state until the READ\_EN\_N pin is asserted to LOW. After the READ\_EN\_N pin is driven LOW, the device becomes an SMBus master and attempts to self-configure by reading device settings stored in an external EEPROM (SMBus 8-bit address 0xA0). When the device has finished reading from the EEPROM successfully, it will drive the ALL\_DONE\_N pin LOW. SMBus/I<sup>2</sup>C slave operation is available in this mode before, during or after EEPROM reading. Note during EEPROM reading if the external SMBus/I<sup>2</sup>C master wants to access the device registers it must support arbitration. Refer to the *Understanding EEPROM Programming for PCI-Express 4.0 Redrivers* (SNLA342) application report for more information.

When designing a system for using the external EEPROM, the user must follow these specific guidelines:

- EEPROM size of 2 kb (256 × 8-bit) is recommended.
- Set MODE = L1, configure for SMBus master mode
- The external EEPROM device address byte must be 0xA0 and capable of 400 kHz operation at 3.3 V supply
- In SMBus/I<sup>2</sup>C modes the SCL, SDA pins must be pulled up to a 3.3 V supply with a pull-up resistor. The value of the resistor depends on total bus capacitance. 4.7 kΩ is a good first approximation for a bus capacitance of 10 pF.

Figure 7-2 shows a use case with four DS160PR822 to implement a 2x2 crosspoint for a x8 link configuration, but the user can cascade any number of DS160PR822 devices in a similar way. Tie first device's READ\_EN\_N pin low to automatically initiate EEPROM read at power up. Alternately the READ\_EN\_N pin of the first device can also be controlled by a microcontroller to initiate the EEPROM read manually. Leave the final device's ALL\_DONE\_N pin floating, or connect the pin to a microcontroller input to monitor the completion of the final EEPROM read.




Figure 7-2. Daisy Chain Four DS160PR822 Devices to Read from Single EEPROM

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DS160PR822 is a high-speed linear repeater which extends the reach of differential channels impaired by loss from transmission media like PCBs and cables. It can be deployed in a variety of different systems. The following sections outline typical applications and their associated design considerations.

### 8.2 Typical Applications

The DS160PR822 is a protocol and interface agnostic linear redriver that can be used in wide range of interfaces including:

- PCI Express 1.0/2.0/3.0/4.0
- Ultra Path Interconnect (UPI) 1.0/2.0
- DisplayPort 2.0
- SAS
- SATA
- XFI

The DS160PR822 is a protocol agnostic linear redriver with PCI Express receiver-detect capability. Its protocol agnostic nature allows it to be used in PCI Express x4, x8, and x16 applications. Figure 8-1 shows how eight DS160PR822 devices can be used to implement 2x2 crosspoint for x16 bus width to connect two CPUs to two EndPoints with flexibility.




Figure 8-1. 2x2 Cross point for x16 bus width using DS160PR822



#### 8.2.1

The section outlines detailed procedure and design requirement for a typical . However, the design recommendations can be used in any lane configuration.

#### 8.2.1.1 Design Requirements

As with any high-speed design, there are many factors which influence the overall performance. The following list indicates critical areas for consideration during design.

- Use  $85~\Omega$  impedance traces when interfacing with PCIe CEM connectors. Length matching on the P and N traces should be done on the single-end segments of the differential pair.
- Use a uniform trace width and trace spacing for differential pairs.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- For PCIe Gen 3.0 and Gen 4.0, AC-coupling capacitors of 220 nF are recommended, set the maximum body size to 0402, and add a cutout void on the GND plane below the landing pad of the capacitor to reduce parasitic capacitance to GND.
- Back-drill connector vias and signal vias to minimize stub length.
- Use reference plane vias to ensure a low inductance path for the return current.

### 8.2.1.2 Detailed Design Procedure

In PCIe Gen 4.0 and Gen 3.0 applications, the specification requires Rx-Tx (of root-complex and endpoint) link training to establish and optimize signal conditioning settings at 16 Gbps and 8 Gbps, respectively. In link training, the Rx partner requests a series of FIR – preshoot and deemphasis coefficients (10 Presets) from the Tx partner. The Rx partner includes 7-levels (6 dB to 12 dB) of CTLE followed by a single tap DFE. The link training would pre-condition the signal, with an equalized link between the root-complex and endpoint resulting an optimized link. Note that there is no link training in PCIe Gen 1.0 (2.5 Gbps) or PCIe Gen 2.0 (5.0 Gbps) applications.

For operation in PCle 4.0 or 3.0 links, the DS160PR822 is designed with linear datapth to pass the Tx preset signaling (by root complex and end point) onto the Rx (of root complex and end point) to train and optimize the equalization settings. The linear redriver device helps extend the PCB trace reach distance by boosting the attenuated signals with its equalization, which allows the user to recover the signal by the downstream Rx more easily. The device must be placed in between the Tx and Rx (of root complex and end point) such a way that both RX and TX signal swing stays within the linearity range of the device. Adjustments to the device EQ setting should be performed based on the channel loss to optimize the eye opening in the Rx partner. The available EQ gain settings are provided in Table 7-1. For most PCIe systems the default DC gain setting GAIN = floating would be sufficient.

The DS160PR822 can be optimized for a given system utilizing its three configuration modes - Pin Mode, SMBus/I<sup>2</sup>C Master Mode and SMBus/I<sup>2</sup>C Slave Mode. In SMBus/I<sup>2</sup>C modes the SCL, SDA pins must be pulled up to a 3.3 V supply with a pull-up resistor. The value of the resistor depends on total bus capacitance. 4.7 k $\Omega$  is a good first approximation for a bus capacitance of 10 pF.

Figure 8-2 shows a simplified schematic for lane configuration in SMBus/I<sup>2</sup>C Master Mode.

Figure 8-2. Simplified Schematic for Lane Configuration in SMBus/l<sup>2</sup>C Master Mode




Figure 8-3. Simplified Schematic for Lane Configuration in SMBus/l<sup>2</sup>C Master Mode



#### 8.2.1.3 Application Curves

The DS160PR822 is a linear redriver that can be used to extend channel reach of a PCle link. Normally, PCle-compliant TX and RX are equipt with signal-conditioning functions and can handle channel losses of up to 28 dB at 8 GHz. With the DS160PR822 in the link, the total channel loss between a PCle root complex and an end point can be up to 42 dB at 8 GHz.

Figure 8-4 shows an electric link that models a single channel of a PCle link and eye diagrams measured at different locations along the link. The source that models a PCle TX sends a 16 Gbps PRBS-15 signal with P7 presets. After a transmission channel with -30 dB at 8 GHz insertion loss, the eye diagram is fully closed. The DS160PR822 with its CTLE set to the maximum (18 dB boost) together with the source TX equalization compensates for the losses of the pre-channel (TL1) and opens the eye at the output of the device.

The post-channel (TL2) losses mandate the use of PCIe RX equalization functions such as CTLE and DFE that are normally available in PCIe-compliant receivers.




Figure 8-4. PCIe 4.0 Link Reach Extension Using DS160PR822



## 9 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

- 1. The power supply should be designed to provide the operating conditions outlined in the recommended operating conditions section in terms of DC voltage, AC noise, and start-up ramp time.
- 2. The DS160PR822 does not require any special power supply filtering, such as ferrite beads, provided that the recommended operating conditions are met. Only standard supply decoupling is required. Typical supply decoupling consists of a 0.1  $\mu$ F capacitor per VCC pin, one 1.0  $\mu$ F bulk capacitor per device, and one 10  $\mu$ F bulk capacitor per power bus that delivers power to one or more devices. The local decoupling (0.1  $\mu$ F) capacitors must be connected as close to the VCC pins as possible and with minimal path to the device ground pad.
- 3. The DS160PR822 voltage regulator output pins require decoupling caps of 0.1 µF near each pins. The regulator is only for internal use. Do not use to provide power to any external component.




### 10 Layout

## 10.1 Layout Guidelines

The following guidelines should be followed when designing the layout:

- 1. Decoupling capacitors should be placed as close to the VCC pins as possible. Placing the decoupling capacitors directly underneath the device is recommended if the board design permits.
- 2. High-speed differential signals TXnP/TXnN and RXnP/RXnN should be tightly coupled, skew matched, and impedance controlled.
- 3. Vias should be avoided when possible on the high-speed differential signals. When vias must be used, take care to minimize the via stub, either by transitioning through most/all layers or by back drilling.
- 4. GND relief can be used (but is not required) beneath the high-speed differential signal pads to improve signal integrity by counteracting the pad capacitance.
- 5. GND vias should be placed directly beneath the device connecting the GND plane attached to the device to the GND planes on other layers. This has the added benefit of improving thermal conductivity from the device to the board.

### 10.2 Layout Example



\*W is a trace width. S is a gap between adjacent traces.

Figure 10-1. DS160PR822 Layout Example - Sub-Section of a PCIe Riser Card With CEM Connectors



## 11 Device and Documentation Support

## 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.2 Community Resources

#### 11.3 Trademarks

All trademarks are the property of their respective owners.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



## PACKAGE OPTION ADDENDUM

24-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS160PR822NJXR	ACTIVE	WQFN	NJX	64	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PR8XX	Samples
DS160PR822NJXT	ACTIVE	WQFN	NJX	64	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PR8XX	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






24-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS160PR822NJXR	WQFN	NJX	64	3000	330.0	16.4	5.8	10.3	1.2	12.0	16.0	Q1
DS160PR822NJXT	WQFN	NJX	64	250	180.0	16.4	5.8	10.3	1.2	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS160PR822NJXR	WQFN	NJX	64	3000	367.0	367.0	35.0
DS160PR822NJXT	WQFN	NJX	64	250	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated