

Data Sheet February 16, 2016 FN6046.9

# 5V, Low Power, High Speed or Slew Rate Limited, RS-485/RS-422 Transceivers

The Intersil RS-485/RS-422 devices are BiCMOS 5V powered, single transceivers that meet both the RS-485 and RS-422 standards for balanced communication. Unlike competitive devices, this Intersil family is specified for 10% tolerance supplies (4.5V to 5.5V).

The ISL8483, ISL8488, and ISL8489 utilize slew rate limited drivers which reduce EMI, and minimize reflections from improperly terminated transmission lines, or unterminated stubs in multidrop and multipoint applications.

Data rates up to 5Mbps are achievable by using the ISL8485, ISL8490, or ISL8491, which feature higher slew rates.

All devices present a "single unit load" to the RS-485 bus, which allows up to 32 transceivers on the network.

Receiver (Rx) inputs feature a "fail-safe if open" design, which ensures a logic high Rx output if Rx inputs are floating.

Driver (Tx) outputs are short circuit protected, even for voltages exceeding the power supply voltage. Additionally, on-chip thermal shutdown circuitry disables the Tx outputs to prevent damage if power dissipation becomes excessive.

The ISL8488 - 91 are configured for full duplex (separate Rx input and Tx output pins) applications. The ISL8488 and ISL8490 are offered in space saving 8 lead packages for applications not requiring Rx and Tx output disable functions (e.g., point-to-point). Half duplex configurations (ISL8483, ISL8485) multiplex the Rx inputs and Tx outputs to allow transceivers with Rx and Tx disable functions in 8 lead packages.

### **Features**

- Specified for 10% Tolerance Supplies
- Class 3 ESD Protection (HBM) on all Pins..... >7kV
- High Data Rates..... up to 5Mbps
- Slew Rate Limited Versions for Error Free Data Transmission at 250kbps (ISL8483, ISL8488, ISL8489)
- · Single Unit Load Allows up to 32 Devices on the Bus
- 1nA Low Current Shutdown Mode (ISL8483)
- · Low Quiescent Current:
  - 160μA (ISL8483, ISL8488, ISL8489)
  - 500μA (ISL8485, ISL8490, ISL8491)
- -7V to +12V Common Mode Input Voltage Range
- Three State Rx and Tx Outputs (Except ISL8488, ISL8490)
- 30ns Propagation Delays, 5ns Skew (ISL8485, ISL8490, ISL8491)
- · Full Duplex and Half Duplex Pinouts
- Operate from a Single +5V Supply (10% Tolerance)
- Current Limiting and Thermal Shutdown for driver Overload Protection
- · Pb-Free Plus Anneal Available (RoHS Compliant)

### **Applications**

- · Factory Automation
- · Security Networks
- · Building Environmental Control Systems
- · Industrial/Process Control Networks
- Level Translators (e.g., RS-232 to RS-422)
- · RS-232 "Extension Cords"

**TABLE 1. SUMMARY OF FEATURES** 

PART NUMBER	HALF/FULL DUPLEX	NO. OF DEVICES ALLOWED ON BUS	DATA RATE (Mbps)	SLEW-RATE LIMITED?	RECEIVER/ DRIVER ENABLE?	QUIESCENT I <sub>CC</sub> (μA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL8483 (No longer available or supported)	Half	32	0.25	Yes	Yes	160	Yes	8
ISL8485	Half	32	5	No	Yes	500	No	8
ISL8488 (No longer available or supported)	Full	32	0.25	Yes	No	160	No	8
ISL8489 (No longer available or supported	Full	32	0.25	Yes	Yes	160	No	14
ISL8490	Full	32	5	No	No	500	No	8
ISL8491	Full	32	5	No	Yes	500	No	14


# **Ordering Information**

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL8483IPZ (Note) (No longer available, recommended replacement ISL3152EIPZ)	ISL8483IPZ	-40 to 85	8 Ld PDIP* (Pb-free)	E8.3
ISL8485CBZ (Note)	8485CBZ	0 to 70	8 Ld SOIC(Pb-free)	M8.15
ISL8485CBZ-T (Note)	8485CBZ	8 Ld SOIC Tape and Ree	l (Pb-free)	M8.15
ISL8485CPZ (Note)	ISL8485CPZ	0 to 70	8 Ld PDIP* (Pb-free)	E8.3
ISL8485IBZ (Note)	8485IBZ	-40 to 85	8 Ld SOIC (Pb-free)	M8.15
ISL8485IB-T	8485IB	8 Ld SOIC Tape and Ree	ļ	M8.15
ISL8485IBZ-T (Note)	8485IBZ	8 Ld SOIC Tape and Ree	I (Pb-free)	M8.15
ISL8485IP	ISL8485IP	-40 to 85	8 Ld PDIP	E8.3
ISL8485IPZ (Note)	ISL8485IPZ	-40 to 85	8 Ld PDIP* (Pb-free)	E8.3
ISL8488IBZ (Note) (No longer available, recommended replacement ISL8488EIBZ)	8488IBZ	-40 to 85	8 Ld SOIC (Pb-free)	M8.15
ISL8488IPZ (Note) (No longer available, recommended replacement ISL3152EIPZ)	ISL8488IPZ	-40 to 85	8 Ld PDIP* (Pb-free)	E8.3
ISL8489IP (No longer available, no recommended replacement)	ISL8489IP	-40 to 85	14 Ld PDIP	E14.3
ISL8490IBZ (Note)	8490IBZ	-40 to 85	8 Ld SOIC (Pb-free)	M8.15
ISL8490IBZ-T (Note)	8490IBZ	8 Ld SOIC Tape and Ree	I (Pb-free)	M8.15
ISL8491IBZ (Note)	8491IBZ	-40 to 85	14 Ld SOIC (Pb-free)	M14.15
ISL8491IBZ-T (Note)	8491IBZ	14 Ld SOIC Tape and Re	el (Pb-free)	M14.15


<sup>\*</sup>Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

### **Pinouts**

ISL8483, ISL8485 (PDIP, SOIC)
TOP VIEW



# ISL8488, ISL8490 (PDIP, SOIC) TOP VIEW



# ISL8489, ISL8491 (PDIP, SOIC) TOP VIEW NC 1 14 V<sub>CC</sub> RO 2 13 NC RE 3 12 A DE 4 11 B DI 5 D 10 Z GND 6 9 Y GND 7 8 NC

### **Truth Tables**

TRANSMITTING								
	INPUTS	OUTPUTS						
RE	DE	DI	Z	Y				
Х	1	1	0	1				
Х	1	0	1	0				
0	0	Х	High-Z	High-Z				
1	0	Х	High-Z *	High-Z *				

<sup>\*</sup>Shutdown Mode for ISL8483 (see Note 7)


RECEIVING							
		OUTPUT					
RE	DE Half Duplex	DE Full Duplex	A-B	RO			
0	0	Х	≥ +0.2V	1			
0	0	Х	≤ -0.2V	0			
0	0	Х	Inputs Open	1			
1	0	0	Х	High-Z *			
1	1	1	Х	High-Z			


<sup>\*</sup>Shutdown Mode for ISL8483 (see Note 7)


# Pin Descriptions

PIN	FUNCTION
RO	Receiver output: If A > B by at least 0.2V, RO is high; If A < B by 0.2V or more, RO is low; RO = High if A and B are unconnected (floating).
RE	Receiver output enable. RO is enabled when $\overline{RE}$ is low; RO is high impedance when $\overline{RE}$ is high.
DE	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high. They are high impedance when DE is low.
DI	Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
GND	Ground connection.
A/Y	Noninverting receiver input and noninverting driver output. Pin is an input (A) if DE = 0; pin is an output (Y) if DE = 1.
B/Z	Inverting receiver input and inverting driver output. Pin is an input (B) if DE = 0; pin is an output (Z) if DE = 1.
А	Noninverting receiver input.
В	Inverting receiver input.
Y	Noninverting driver output.
Z	Inverting driver output.
V <sub>CC</sub>	System power supply input (4.5V to 5.5V).
NC	No Connection.

# **Typical Operating Circuits**







### **Absolute Maximum Ratings**

V <sub>CC</sub> to Ground
Input Voltages
DI, DE, RE0.5V to (V <sub>CC</sub> +0.5V)
Input/Output Voltages
A, B, Y, Z8V to +12.5V
RO0.5V to (V <sub>CC</sub> +0.5V)
Short Circuit Duration
Y, Z Continuous
ESD Rating
HBM (Per MIL-STD-883, Method 3015.7) >7kV

### **Operating Conditions**

Temperature Range	
ISL84XXCX	0°C to 70°C
ISL84XXIX	40°C to 85°C

### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
8 Ld SOIC Package	170
8 Ld PDIP Package*	140
14 Ld SOIC Package	120
14 Ld PDIP Package	100
Moisture Sensitivity (see Technical Brief TB363)	
All Packages	Level 1
Maximum Junction Temperature (Plastic Package)	150°C
Maximum Storage Temperature Range65	5°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	
*DI C DDID 1 1C 11 11 11	

\*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

1. θ<sub>JA</sub> is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

**Electrical Specifications** Test Conditions:  $V_{CC} = 4.5V$  to 5.5V; Unless Otherwise Specified. Typicals are at  $V_{CC}$  = 5V,  $T_A$  = 25°C, Note 2

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS								
Driver Differential V <sub>OUT</sub> (no load)	V <sub>OD1</sub>			Full	-	-	V <sub>CC</sub>	V
Driver Differential V <sub>OUT</sub> (with load)	V <sub>OD2</sub>	R = $50\Omega$ (RS-422), Figu	re 1	Full	2	3	-	V
		R = $27\Omega$ (RS-485), Figu	re 1	Full	1.5	2.3	5	V
Change in Magnitude of Driver Differential V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OD</sub>	R = $27\Omega$ or $50\Omega$ , Figure	R = $27\Omega$ or $50\Omega$ , Figure 1		-	0.01	0.2	V
Driver Common-Mode V <sub>OUT</sub>	V <sub>OC</sub>	R = $27\Omega$ or $50\Omega$ , Figure	1	Full	-	-	3	V
Change in Magnitude of Driver Common-Mode V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OC</sub>	R = $27\Omega$ or $50\Omega$ , Figure 1		Full	-	0.01	0.2	V
Logic Input High Voltage	V <sub>IH</sub>	DE, DI, RE	DE, DI, RE		2	-	-	V
Logic Input Low Voltage	V <sub>IL</sub>	DE, DI, RE	DE, DI, RE		-	-	0.8	V
Logic Input Current	I <sub>IN1</sub>	DE, DI, RE (ISL8483)	Full	-2	-	2	μА	
	I <sub>IN1</sub>	DI (ISL8485 - ISL8491)	Full	-2	-	2	μА	
	I <sub>IN1</sub>	DE, RE (ISL8485, ISL84	Full	-25	-	25	μА	
Input Current (A, B), Note 10	I <sub>IN2</sub>	DE = 0V, V <sub>CC</sub> = 0V or	V <sub>IN</sub> = 12V	Full	-	-	1	mA
		4.5 to 5.5V	V <sub>IN</sub> = -7V	Full	-	-	-0.8	mA
Receiver Differential Threshold Voltage	V <sub>TH</sub>	$-7V \le V_{CM} \le 12V$		Full	-0.2	-	0.2	V
Receiver Input Hysteresis	$\Delta V_{TH}$	V <sub>CM</sub> = 0V	V <sub>CM</sub> = 0V		-	70	-	mV
Receiver Output High Voltage	V <sub>OH</sub>	I <sub>O</sub> = -4mA, V <sub>ID</sub> = 200mV		Full	3.5	-	-	V
Receiver Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> = -4mA, V <sub>ID</sub> = 200m\	/	Full	-	-	0.4	V
Three-State (high impedance) Receiver Output Current	l <sub>OZR</sub>	$0.4V \le V_O \le 2.4V$		Full	-	-	±1	μА

# **Electrical Specifications**

Test Conditions:  $V_{CC}$  = 4.5V to 5.5V; Unless Otherwise Specified. Typicals are at  $V_{CC}$  = 5V,  $T_A$  = 25°C, Note 2 **(Continued)** 

PARAMETER	SYMBOL	TEST CO	NDITIONS	TEMP (°C)	MIN	TYP	MAX	UNITS
Receiver Input Resistance	R <sub>IN</sub>	$-7V \le V_{CM} \le 12V$		Full	12	-	-	kΩ
No-Load Supply Current, Note 3	Icc	ISL8488, ISL8489, DE, [	OI, RE = 0V or V <sub>CC</sub>	Full	-	160	250	μА
		ISL8490, ISL8491, DE, [	OI, $\overline{RE} = 0V$ or $V_{CC}$	Full	-	500	565	μА
		ISL8485, DI, RE = 0V or	DE = V <sub>CC</sub>	Full	-	700	900	μА
		Vcc	DE = 0V	Full	-	500	565	μА
		ISL8483, DI, RE = 0V or	DE = V <sub>CC</sub>	Full	1	470	650	μА
		V <sub>CC</sub>	DE = 0V	Full	-	160	250	μА
Shutdown Supply Current	I <sub>SHDN</sub>	ISL8483, DE = 0V, $\overline{RE}$ = V <sub>CC</sub> , DI = 0V or V <sub>CC</sub>		Full	1	1	50	nA
Driver Short-Circuit Current, V <sub>O</sub> = High or Low	I <sub>OSD1</sub>	DE = $V_{CC}$ , -7V $\leq$ V <sub>Y</sub> or V <sub>Z</sub> $\leq$ 12V, Note 4		Full	35	-	250	mA
Receiver Short-Circuit Current	I <sub>OSR</sub>	$0V \le V_O \le V_{CC}$		Full	7	-	85	mA
SWITCHING CHARACTERISTICS	(ISL8485, IS	L8490, ISL8491)				l	l	4
Driver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	$R_{DIFF} = 54\Omega$ , $C_L = 100p$	F, Figure 2	Full	18	30	50	ns
Driver Output Skew	tskew	R <sub>DIFF</sub> = 54Ω, C <sub>L</sub> = 100p	F, Figure 2	Full	1	2	10	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	R <sub>DIFF</sub> = 54Ω, C <sub>L</sub> = 100p	F, Figure 2	Full	3	11	25	ns
Driver Enable to Output High	t <sub>ZH</sub>	C <sub>L</sub> = 100pF, SW = GND, Figure 3		Full	-	17	70	ns
Driver Enable to Output Low	t <sub>ZL</sub>	C <sub>L</sub> = 100pF, SW = V <sub>CC</sub> , Figure 3		Full	1	14	70	ns
Driver Disable from Output High	t <sub>HZ</sub>	C <sub>L</sub> = 15pF, SW = GND, Figure 3		Full	-	19	70	ns
Driver Disable from Output Low	t <sub>LZ</sub>	C <sub>L</sub> = 15pF, SW = V <sub>CC</sub> , Figure 3		Full	1	13	70	ns
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	Figure 4		Full	30	40	150	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	tskd	Figure 4		25	1	5	-	ns
Receiver Enable to Output High	t <sub>ZH</sub>	C <sub>L</sub> = 15pF, SW = GND,	Figure 5	Full	-	9	50	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	C <sub>L</sub> = 15pF, SW = V <sub>CC</sub> , F	igure 5	Full	1	9	50	ns
Receiver Disable from Output High	t <sub>HZ</sub>	C <sub>L</sub> = 15pF, SW = GND,	Figure 5	Full	-	9	50	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	C <sub>L</sub> = 15pF, SW = V <sub>CC</sub> , F	igure 5	Full	-	9	50	ns
Maximum Data Rate	f <sub>MAX</sub>	Note 11		Full	5	-	-	Mbps
SWITCHING CHARACTERISTICS	(ISL8483, IS	L8488, ISL8489)				l	l	4
Driver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	$R_{DIFF} = 54\Omega$ , $C_L = 100p$	F, Figure 2	Full	250	800	2000	ns
Driver Output Skew	t <sub>SKEW</sub>	$R_{DIFF} = 54\Omega$ , $C_L = 100p$	F, Figure 2	Full	-	160	800	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	R <sub>DIFF</sub> = 54Ω, C <sub>L</sub> = 100p	F, Figure 2	Full	250	800	2000	ns
Driver Enable to Output High	t <sub>ZH</sub>	C <sub>L</sub> = 100pF, SW = GND	, Figure 3, Note 5	Full	250	-	2000	ns
Driver Enable to Output Low	t <sub>ZL</sub>	C <sub>L</sub> = 100pF, SW = V <sub>CC</sub> ,	Figure 3, Note 5	Full	250	-	2000	ns
Driver Disable from Output High	t <sub>HZ</sub>	C <sub>L</sub> = 15pF, SW = GND,	Figure 3	Full	300	-	3000	ns
Driver Disable from Output Low	t <sub>LZ</sub>	$C_L = 15pF$ , SW = $V_{CC}$ , Figure 3		Full	300	-	3000	ns
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	Figure 4		Full	250	350	2000	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	tskd	Figure 4		25	-	25	-	ns
Receiver Enable to Output High	t <sub>ZH</sub>	C <sub>L</sub> = 15pF, SW = GND,	Figure 5, Note 6	Full	-	10	50	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	C <sub>L</sub> = 15pF, SW = V <sub>CC</sub> , F	Figure 5, Note 6	Full	-	10	50	ns
Receiver Disable from Output High	t <sub>HZ</sub>	C <sub>L</sub> = 15pF, SW = GND,	Figure 5	Full	-	10	50	ns

### **Electrical Specifications**

Test Conditions:  $V_{CC}$  = 4.5V to 5.5V; Unless Otherwise Specified. Typicals are at  $V_{CC}$  = 5V,  $T_A$  = 25°C, Note 2 (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN	TYP	MAX	UNITS
Receiver Disable from Output Low	t <sub>LZ</sub>	C <sub>L</sub> = 15pF, SW = V <sub>CC</sub> , Figure 5	Full	-	10	50	ns
Maximum Data Rate	f <sub>MAX</sub>	Note 11	Full	250	-	-	kbps
Time to Shutdown (ISL8483 only)	tshdn	Note 7	Full	50	200	600	ns
Driver Enable from Shutdown to Output High (ISL8483 only)	t <sub>ZH(SHDN)</sub>	C <sub>L</sub> = 100pF, SW = GND, Figure 3, Notes 7, 8	Full	-	-	2000	ns
Driver Enable from Shutdown to Output Low (ISL8483 only)	<sup>t</sup> ZL(SHDN)	C <sub>L</sub> = 100pF, SW = V <sub>CC</sub> , Figure 3, Notes 7, 8	Full	-	-	2000	ns
Receiver Enable from Shutdown to Output High (ISL8483 only)	t <sub>ZH(SHDN)</sub>	C <sub>L</sub> = 15pF, SW = GND, Figure 5, Notes 7, 9	Full	-	-	2500	ns
Receiver Enable from Shutdown to Output Low (ISL8483 only)	t <sub>ZL(SHDN)</sub>	C <sub>L</sub> = 15pF, SW = V <sub>CC</sub> , Figure 5, Notes 7, 9	Full	-	-	2500	ns

### NOTES:

- 2. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 3. Supply current specification is valid for loaded drivers when DE = 0V.
- 4. Applies to peak current. See "Typical Performance Curves" for more information.
- 5. When testing the ISL8483, keep  $\overline{RE}$  = 0 to prevent the device from entering SHDN.
- 6. When testing the ISL8483, the RE signal high time must be short enough (typically <200ns) to prevent the device from entering SHDN.
- 7. The ISL8483 is put into shutdown by bringing  $\overline{\text{RE}}$  high and DE low. If the inputs are in this state for less than 50ns, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are guaranteed to have entered shutdown. See "Low-Power Shutdown Mode" section.
- 8. Keep  $\overline{RE}$  =  $V_{CC}$ , and set the DE signal low time >600ns to ensure that the device enters SHDN.
- 9. Set the RE signal high time >600ns to ensure that the device enters SHDN.
- 10. Devices meeting these limits are denoted as "single unit load (1 UL)" transceivers. The RS-485 standard allows up to 32 Unit Loads on the bus.
- 11. Guaranteed by characterization, but not tested.

# Test Circuits and Waveforms







FIGURE 1. DRIVER  $V_{\mbox{\scriptsize OD}}$  and  $V_{\mbox{\scriptsize OC}}$ 








 $\mathsf{SKEW} = |\mathsf{t}_{\mathsf{PLH}} \, (\mathsf{Y} \, \, \mathsf{or} \, \, \mathsf{Z}) \, \cdot \, \mathsf{t}_{\mathsf{PHL}} \, (\mathsf{Z} \, \, \mathsf{or} \, \, \mathsf{Y})|$ 

FIGURE 2A. TEST CIRCUIT

FIGURE 2B. MEASUREMENT POINTS

FIGURE 2. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES

# Test Circuits and Waveforms (Continued)



(SHDN) for ISL8483 only

PARAMETER	OUTPUT	RE	DI	SW	C <sub>L</sub> (pF)
t <sub>HZ</sub>	Y/Z	Х	1/0	GND	15
t <sub>LZ</sub>	Y/Z	Х	0/1	$V_{CC}$	15
t <sub>ZH</sub>	Y/Z	0 (Note 5)	1/0	GND	100
t <sub>ZL</sub>	Y/Z	0 (Note 5)	0/1	$V_{CC}$	100
t <sub>ZH(SHDN)</sub>	Y/Z	1 (Note 8)	1/0	GND	100
t <sub>ZL(SHDN)</sub>	Y/Z	1 (Note 8)	0/1	V <sub>CC</sub>	100




FIGURE 3A. TEST CIRCUIT

FIGURE 3B. MEASUREMENT POINTS

FIGURE 3. DRIVER ENABLE AND DISABLE TIMES (EXCLUDING ISL8488, ISL8490)




FIGURE 4A. TEST CIRCUIT





FIGURE 4B. MEASUREMENT POINTS

FIGURE 4. RECEIVER PROPAGATION DELAY



(SHDN) for ISL8483 only.

PARAMETER	DE	Α	SW
t <sub>HZ</sub>	0	+1.5V	GND
t <sub>LZ</sub>	0	-1.5V	V <sub>CC</sub>
t <sub>ZH</sub> (Note 6)	0	+1.5V	GND
t <sub>ZL</sub> (Note 6)	0	-1.5V	V <sub>CC</sub>
t <sub>ZH(SHDN)</sub> (Note 9)	0	+1.5V	GND
t <sub>ZL(SHDN)</sub> (Note 9)	0	-1.5V	V <sub>CC</sub>

FIGURE 5A. TEST CIRCUIT

NOTE 7 3V RE 0٧ tzH, tzH(SHDN) OUTPUT HIGH NOTE 7 <sub>'ОН</sub> - 0.5V <sup>V</sup>ОН RO 0V tzL, tzL(SHDN) NOTE 7  $v_{cc}$ RO /<sub>OL</sub> + 0.5V<sub>VOL</sub> **OUTPUT LOW** 

FIGURE 5B. MEASUREMENT POINTS

FIGURE 5. RECEIVER ENABLE AND DISABLE TIMES (EXCLUDING ISL8488, ISL8490)

### Application Information

RS-485 and RS-422 are differential (balanced) data transmission standards for use in long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 spec requires that drivers must handle bus contention without sustaining any damage.

Another important advantage of RS-485 is the extended common mode range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000', so the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

### Receiver Features

These devices utilize a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is  $\pm 200$ mV, as required by the RS422 and RS-485 specifications.

Receiver input impedance surpasses the RS-422 spec of  $4k\Omega$ , and meets the RS-485 "Unit Load" requirement of  $12k\Omega$  minimum.

Receiver inputs function with common mode voltages as great as  $\pm 7V$  outside the power supplies (i.e.,  $\pm 12V$  and  $\pm 7V$ ), making them ideal for long networks where induced voltages are a realistic concern.

All the receivers include a "fail-safe if open" function that guarantees a high level receiver output if the receiver inputs are unconnected (floating).

Receivers easily meet the data rates supported by the corresponding driver.

ISL8483/85/89/91 receiver outputs are three-statable via the active low  $\overline{\text{RE}}$  input.

### **Driver Features**

The RS-485/422 driver is a differential output device that delivers at least 1.5Vacross a  $54\Omega$  load (RS-485), and at least 2V across a  $100\Omega$  load (RS-422). The drivers feature low propagation delay skew to maximize bit width, and to minimize EMI.

Drivers of the ISL8483/85/89/91 are three-statable via the active high DE input.

The ISL8483/88/89 driver outputs are slew rate limited to minimize EMI, and to minimize reflections in unterminated or improperly terminated networks. Data rate on these slew rate limited versions is a maximum of 250kbps. Outputs of ISL8485/90/91 drivers are not limited, so faster output transition times allow data rates of at least 5Mbps.

### Data Rate, Cables, and Terminations

RS-485/422 are intended for network lengths up to 4000', but the maximum system data rate decreases as the transmission length increases. Devices operating at 5Mbps are limited to lengths less than 100', while the 250kbps versions can operate at full data rates with lengths in excess of 1000'.

Twisted pair is the cable of choice for RS-485/422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receivers in these ICs.

Proper termination is imperative, when using the 5Mbps devices, to minimize reflections. Short networks using the 250kbps versions need not be terminated, but, terminations are recommended unless power dissipation is an overriding concern

In point-to-point, or point-to-multipoint (single driver on bus) networks, the main cable should be terminated in its characteristic impedance (typically  $120\Omega$ ) at the end farthest from the driver. In multi-receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi-driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transceiver to the main cable should be kept as short as possible.

### **Built-In Driver Overload Protection**

As stated previously, the RS-485 spec requires that drivers survive worst case bus contentions undamaged. The ISL84XX devices meet this requirement via driver output short circuit current limits, and on-chip thermal shutdown circuitry.

The driver output stages incorporate short circuit current limiting circuitry which ensures that the output current never exceeds the RS-485 spec, even at the common mode voltage range extremes. Additionally, these devices utilize a foldback circuit which reduces the short circuit current, and thus the power dissipation, whenever the contending voltage exceeds either supply.

In the event of a major short circuit condition, ISL84XX devices also include a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically reenable after the die temperature drops about 15 degrees. If the contention persists, the thermal shutdown/reenable cycle repeats until the fault is cleared. Receivers stay operational during thermal shutdown.

### Low Power Shutdown Mode (ISL8483 Only)

These CMOS transceivers all use a fraction of the power required by their bipolar counterparts, but the ISL8483 includes a shutdown feature that reduces the already low quiescent I<sub>CC</sub> to a 1nA trickle. The ISL8483 enters shutdown whenever the receiver and driver are  $\emph{simultaneously}$  disabled ( $\overline{\text{RE}}$  = V<sub>CC</sub> and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less

than 50ns guarantees that the ISL8483 will not enter shutdown.

the end of the Electrical Specification table, for more information.

Note that receiver and driver enable times increase when the ISL8483 enables from shutdown. Refer to Notes 5-8, at

 $\textbf{Typical Performance Curves} \ \ V_{CC} = 5V, \ T_{A} = 25^{\circ}C, \ ISL8483 \ thru \ ISL8491; \ Unless \ Otherwise \ Specified$ 




FIGURE 6. DRIVER OUTPUT CURRENT VS DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 8. DRIVER OUTPUT CURRENT vs SHORT CIRCUIT VOLTAGE




FIGURE 7. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 9. SUPPLY CURRENT vs TEMPERATURE

400

# $\textbf{\textit{Typical Performance Curves}} \quad V_{CC} = 5V, T_{A} = 25^{\circ}C, ISL8483 \text{ thru ISL8491; Unless Otherwise Specified (Continued)}$




FIGURE 10. DRIVER PROPAGATION DELAY vs TEMPERATURE (ISL8483, ISL8488, ISL8489)




FIGURE 11. DRIVER SKEW vs TEMPERATURI (ISL8483, ISL8488, ISL8489)




FIGURE 12. DRIVER PROPAGATION DELAY vs TEMPERATURE (ISL8485, ISL8490, ISL8491)




FIGURE 14. DRIVER AND RECEIVER WAVEFORMS, LOW TO HIGH (ISL8483, ISL8488, ISL8489)




FIGURE 13. DRIVER SKEW vs TEMPERATURE (ISL8485, ISL8490, ISL8491)




FIGURE 15. DRIVER AND RECEIVER WAVEFORMS, HIGH TO LOW (ISL8483, ISL8488, ISL8489)

# $\textbf{\textit{Typical Performance Curves}} \ \ V_{CC} = 5V, \ T_{A} = 25^{\circ}C, \ ISL8483 \ thru \ ISL8491; \ Unless \ Otherwise \ Specified \ \textbf{(Continued)}$




FIGURE 16. DRIVER AND RECEIVER WAVEFORMS, LOW TO HIGH (ISL8485, ISL8490, ISL8491)




FIGURE 17. DRIVER AND RECEIVER WAVEFORMS, HIGH TO LOW (ISL8485, ISL8490, ISL8491)

# Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

**GND** 

TRANSISTOR COUNT:

518

PROCESS:

Si Gate CMOS

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
February 16, 2016 FN6046.9		Added Rev History and About Intersil verbiage.
		Updated "Ordering Information" table on page 2.  Updated following PODs to current revisions listing POD updates:  POD M8.15:  Updated to new POD format by removing table and moving dimensions onto drawing and adding land pattern  Changed in Typical Recommended Land Pattern the following:
		2.41(0.095) to 2.20(0.087) 0.76 (0.030) to 0.60(0.023) 0.200 to 5.20(0.205) Changed Note 1 "1982" to "1994
		POD M14.15 Added land pattern and moved dimensions from table onto drawing

# **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <a href="https://www.intersil.com">www.intersil.com</a>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

For additional products, see <a href="www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil

# Dual-In-Line Plastic Packages (PDIP)



### NOTES:


- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and eA are measured with the leads constrained to be perpendicular to datum -C-.
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100 BSC		2.54 BSC		-
e <sub>A</sub>	0.300 BSC		7.62 BSC		6
e <sub>B</sub>	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8		8		9

Rev. 0 12/93

# Dual-In-Line Plastic Packages (PDIP)



### NOTES:

- 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions.
   Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- 6. E and  $\boxed{e_A}$  are measured with the leads constrained to be perpendicular to datum  $\boxed{-C_-}$ .
- 7.  $e_B$  and  $e_C$  are measured at the lead tips with the leads unconstrained.  $e_C$  must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 -1.14mm).


E14.3 (JEDEC MS-001-AA ISSUE D)
14 LEAD DUAL-IN-LINE PLASTIC PACKAGE


	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8
С	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100 BSC		2.54 BSC		-
e <sub>A</sub>	0.300 BSC		7.62 BSC		6
e <sub>B</sub>	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	14		14		9


Rev. 0 12/93


# Package Outline Drawing

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 4, 1/12











### NOTES:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Package length does not include mold flash, protrusions or gate burrs.
   Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5. Terminal numbers are shown for reference only.
- The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.


# Package Outline Drawing M14.15


14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 1, 10/09






TOP VIEW







### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 3. Datums A and B to be determined at Datum H.
- 4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 indentifier may be either a mold or mark feature.
- 6. Does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of lead width at maximum condition.
- 7. Reference to JEDEC MS-012-AB.