ON Semiconductor

Is Now

Onsemí

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari



ON Semiconductor®

FDD14AN06LA0-F085

N-Channel PowerTrench[®] MOSFET 60V, 50A, 14.6m Ω

Features


- + $r_{DS(ON)}$ = 12.8m Ω (Typ.), V_{GS} = 5V, I_D = 50A
- $Q_g(tot) = 25nC$ (Typ.), $V_{GS} = 5V$
- Low Miller Charge
- Low Q_{RR} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- Qualified to AEC Q101
- RoHS Compliant



Applications

- Motor / Body Load Control
- ABS Systems
- Powertrain Management
- Injection Systems
- DC-DC converters and Off-line UPS
- Distributed Power Architectures and VRMs
- Primary Switch for 12V and 24V systems

Formerly developmental type 83557





TO-252AA FDD SERIES


Symbol	Parameter	Ratings	Units	
V _{DSS}	Drain to Source Voltage	60	V	
V _{GS}	Gate to Source Voltage	±20	V	
	Drain Current			
Ι _D	Continuous ($T_C < 100^{\circ}C$, $V_{GS} = 10V$)	50	A	
	Continuous ($T_C < 80^{\circ}C$, $V_{GS} = 5V$)	50	A	
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 5V$, with $R_{\theta JA} = 52^{\circ}C/W$)	9.5	A	
	Pulsed	Figure 4	A	
E _{AS}	Single Pulse Avalanche Energy (Note 1)	55	mJ	
	Power dissipation	125	W	
P _D	Derate above 25°C	0.83	W/ºC	
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C	
Therma	Characteristics			
$R_{\theta JC}$	Maximum Thermal Resistance Junction to Case TO-252	1.2	°C/W	
R_{\thetaJA}	Maximum Thermal Resistance Junction to Ambient TO-252, 1in ² copper pad area	52	°C/W	

Publication Order Number: FDD14AN06LA0-F085/D

	Device Marking Device		Package Reel Size		Tape Width		Quantity		
Electric	FDD14AN06LA0 FDD14AN06LA0-F085			TO-252AA 330mm		16mm		2500 units	
	al Chai	racteristics T _C = 25°C	cunless otherwis	e noted					
Symbol Parameter		Test Conditions		Min	Тур	Max	Units		
Off Chara	acteristic	s			•				
B _{VDSS}	-	Source Breakdown Voltage	I _D = 250μA, V _{GS} = 0V		60	-	-	V	
		$V_{DS} = 50V$		-	-	1	•		
IDSS	Zero Gate Voltage Drain Current		$V_{GS} = 0V$ $T_C = 150^{\circ}C$		-	-	250	μA	
I _{GSS}	Gate to S	Source Leakage Current	$V_{GS} = \pm 20V$	-	-	±100	nA		
On Chara	octeristic	· s							
	-	Source Threshold Voltage		$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		-	3	V	
V _{GS(TH)}		Source Threshold voltage			1	0.0102	0.0116	v	
			$I_D = 50A, V_{GS} = 10V$ $I_D = 50A, V_{GS} = 5V$		-	0.0102	0.0146		
r _{DS(ON)}	Drain to :	Source On Resistance	$I_{\rm D} = 50$ Å, $V_{\rm G}$					Ω	
			$T_{\rm J} = 175^{\circ}{\rm C}$		-	0.028	0.033		
Dynamic	Charact	oristics							
-	-				-	0040			
C _{ISS}	Input Ca		V _{DS} = 25V, V	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1MHz		2810	-	pF	
C _{OSS}	· ·	apacitance	f = 1 MHz			270	-	pF	
C _{RSS}	-	Transfer Capacitance	$\gamma = 0 \gamma t_0$	5\/	-	115 25	-	pF nC	
Q _{g(TOT)}	-	e Charge at 5V d Gate Charge	$V_{GS} = 0V$ to $V_{GS} = 0V$ to		-	2.7	32 3.5	nC	
Q _{g(TH)}	-	Source Gate Charge	v _{GS} = 0 v to	$V_{DD} = 30V$ $I_{D} = 50A$	-	9.7		nC	
Q _{gs}	-	arge Threshold to Plateau		$I_{g} = 30A$ $I_{g} = 1.0mA$	-	7.0	-	nC	
Q _{gs2}	-	Drain "Miller" Charge		-g	-	8.7	-	nC	
Q _{gd}						0.7		110	
		cteristics (V _{GS} = 5V)				1			
t _{ON}	Turn-On				-	-	218	ns	
t _{d(ON)}		Delay Time		$V_{DD} = 30V, I_D = 50A$		14	-	ns	
t _r	Rise Tim					132	-	ns	
t _{d(OFF)}	Turn-Off Delay Time		$v_{GS} = 5V, R_{0}$	$V_{GS} = 5V, R_{GS} = 5.1\Omega$		27	-	ns	
t _f	Fall Time		_			47	-	ns	
t _{OFF}	Turn-Off	IIme					111	ns	
Drain-So	urce Dio	de Characteristics							
\/	Course t		I _{SD} = 50A		-	-	1.25	V	
VOD	Source to Drain Diode Voltage		I _{SD} = 25A			-	1.0	V	
V _{SD}	Reverse	Recovery Time	I _{SD} = 50A, dI _{SD} /dt = 100A/μs		-	-	30	ns	
vsD t _{rr}	Reverse	Recovered Charge	$I_{SD} = 50A, dI_{SD}/dt = 100A/\mu s$		-	-	24	nC	


FDD14AN06LA0-F085 N-Channel PowerTrench® MOSFET

www.onsemi.com 2





3

FDD14AN06LA0-F085 N-Channel PowerTrench[®] MOSFET



w.onsemi.co 4





The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 21

defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.


$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
(EQ. 2)

Area in Inches Squared


$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
(EQ. 3)


Area in Centimeters Squared





SABER Electrical Model





www.onsemi.com 10

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative