5.5V, 2A Low R_{DSON} Load Switch with Current Monitoring

DESCRIPTION

The MP5083 is a load switch, designed to provide 2A load protection covering 0.5V to 5.5V voltage range. With low R_{DSON} in tiny package, the MP5083 provides very high efficiency and space-saving solution for notebook, tablet and other portable applications.

The MP5083 is equipped with the very accurate current monitoring function. The gain of the current monitor can be scaled for different applications. With the soft start function, the MP5083 can avoid inrush current during circuit start-up. The MP5083 also provides other features, like power good, output discharge function, and fast short-circuit response time.

This device comes in a tiny 2x2mm QFN12 package.

FEATURES

- Output Current Monitoring Accuracy as High as 3%
- Wide V_{IN} Range: from 0.5V to 5.5V
- <1μA Shutdown Current
- Integrated 50mΩ Low R_{DSON} FET
- Typical 2A Load Current Range
- Push-pull PG Indicator
- Adjustable Start Up Slew Rate
- Output discharge function
- <200ns Short-Circuitry Response Protection
- Thermal Protection
- Small 2mmx2mm QFN Package


APPLICATIONS

- Notebook and Tablet Computers
- Portable Devices
- Solid State Drivers
- Handheld Devices

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance.

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





ORDERING INFORMATION

Part Number*	Package	Top Marking	
MP5083GG	QFN-12 (2mmx2mm)	See Blow	

^{*} For Tape & Reel, add suffix -Z (e.g. MP5083GG-Z);


TOP MARKING

BFY LLL

BF: product code of MP5083GG;

Y: year code; LLL: lot number;

PACKAGE REFERENCE





ABSOLUTE MAXIMU	IM RATINGS (1)
V _{IN}	0.3V to +6.5V
V _{CC}	0.3V to +6.5V
V _{OUT}	0.3V to +6.5V
EN, SS, IMON	0.3V to Vcc+0.3 V
Junction Temperature	150°C
Lead Temperature	260°C
Continuous Power Dissipation	
QFN12 (2mmx2mm)	1.6W
Recommended Operation	ng Conditions (3)
Supply Voltage V _{IN}	
Supply Voltage V _{CC}	
Output Voltage Vout	
Operating Junction Temp	

Thermal Resistance	e (4) 0 1 1 1 1 1 1 1 1 1 1	$\boldsymbol{\theta}$ JC	
QFN-12 (2mmx2mm)	80	16	°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX)- T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 3.6V, V_{CC} = 3.6V, T_A = 25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Input and Supply Voltage Range	-					
Input Voltage	V _{IN}		0.5		5.5	V
Supply Voltage	Vcc		3		5.5	V
Supply Current				r	r	1
Off State Leakage Current	loff	V _{IN} =5V, EN=0			1	μΑ
Vcc Standby Current	Istby	V _{CC} =5V, EN=0 V _{CC} =5V, Enable, No load		0.1 180	1 230	μΑ
Power FET	•	, ,				•
ON Resistance	RDSON	V _{CC} =5.0V V _{CC} =3.3V		50 60		mΩ
Thermal Shutdown and Recovery	y ⁽⁵⁾					
Shutdown Temperature	T _{STD}			150		°C
Hysteresis	T _{HYS}			30		°C
Under Voltage Protection		,				
V _{CC} Under Voltage Lockout Threshold	Vcc_uvlo	UVLO Rising Threshold		2.6	2.8	V
UVLO Hysteresis	Vuvlohys			200		mV
Soft Start						
SS pull-up current	Iss	Fixed slew rate		11		μΑ
Enable	<u>.</u>			•	•	
EN Rising Threshold	V _{ENH}		1.3	1.5	1.7	V
EN Hysteresis	V _{EN_HYS}			200		mV
IMON		•				•
Current Limit	Іоит	R _{IMON} =23.8kΩ.Ramp l _{OUT} record peak current limit value	1.3	1.4	1.5	А
		I _{OUT} =2A	58.78	60.6	62.42	
	V _{IN} =3.6V	I _{OUT} =1A	29.39	30.3	31.21	1
	VIII - 0.0 V	I _{OUT} =0.6A ⁽⁶⁾	17.45	18.18	18.91	μΑ
Current Monitor Accuracy		I _{OUT} =2A	53.17	57.8	62.42	
	V _{IN} =1V	I _{OUT} =1A	26.58	28.9	31.2	
	V 11/4 - 1 V	I _{OUT} =0.6A ⁽⁶⁾	15.77	17.34	18.9	
Discharge Resistance		1001=0.071	13.77	17.04	10.5	
Discharge Resistance	Rois			200		Ω
PG	1 (015	1		200		1 12
Power Good Rising Threshold	V _{PG_R}	Voltage gap between V _{OUT} and V _{IN}	140	280	450	mV
Power Good Hysteresis	V _{PG_VHYS}			60		mV
Power Good Delay	T _{PG_D}			50		μs
Power Good High	V _{PG_H}	V _{CC} =3.3V	3.2			V
Power Good Low	V _{PG_L}	Sink 1mA			0.3	V

Notes:

⁵⁾ Guarantee by design.

⁶⁾ If load current is smaller than 0.6A, the IMON accuracy will be affected by some internal offset.




PIN FUNCTIONS


QFN-12 (2mmx2mm) Pin #	Name	Description
1	EN	Enable Input. Pulling this pin below the specified threshold shuts the chip down.
2	GND	Ground.
3	VCC	Supply Voltage to the Control Circuitry.
4	IMON	Output Current Monitor. Provides a voltage proportional to the current flowing through the power device. Place a resistor to ground to set the gain.
5	SS	Soft Start Pin. An external capacitor connected to this pin sets the slew rate of the output voltage soft start period.
6, 11, Exposed pad	VIN	Input Power Supply.
9	VOUT	Output to the Load.
12	PG	Power Good Pin. Push-Pull output.
7,8,10	NC	NC Pin, Suggest connecting them with VOUT to improve the thermal performance and be compatible with MP5087 and MP5077.





TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN} = 3.6V$, $V_{CC} = 3.6V$, $R_{IMON} = 13k\Omega$, $T_A = 25^{\circ}C$, unless otherwise noted.






















Current Limit vs. RLIMIT





TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 V_{IN} = 3.6V, V_{CC} = 3.6V, R_{IMON} = 13k Ω , T_{A} = 25°C, unless otherwise noted.







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 3.6V$, $V_{CC} = 3.6V$, EN=4V, $R_{IMON} = 13k\Omega$, $T_A = 25^{\circ}C$, unless otherwise noted.











TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 3.6V$, $V_{CC} = 3.6V$, EN=4V, $R_{IMON} = 13k\Omega$, $T_A = 25^{\circ}C$, unless otherwise noted.







© 2017 MPS. All Rights Reserved.




Figure 1: Functional Block Diagram

© 2017 MPS. All Rights Reserved.



OPERATION

The MP5083 is designed to limit the in-rush current to the load thereby limiting the backplane's voltage drop and the slew rate of the voltage to the load. It provides an integrated solution to monitor the input voltage, output voltage and output current to eliminate the need for an external current power MOSFET, and current sense device.

Enable

When input voltage is greater than the undervoltage lockout threshold (UVLO), typically 0.5V, MP5083 can be enabled by pulling EN pin to higher than 1.5V. Pulling down to ground or floating will disable MP5083.

Current Limit

The MP5083 provides a constant current limit that can be programmed by an external resistor. Once the device reaches its current limit threshold, the internal circuit regulates the gate voltage to hold the current in the power FET constant. The typical response time is about 20µs and the output current may have a small overshoot during this time period.

The pre-set current limit value can be calculated by below equation:

$$I_{LIMIT} = (1 \div R_{IMON}) \times S \tag{1}$$

S is the current sense ratio of MP5083, and this value is typically 33000 in V_{IN} =Vcc=3.6V. The S is almost a constant value when Vin is changing from 1.2V to 5.5V, and when Vin is smaller than 1.2V, a step change will come to S value, the value will change from 33000 to about 28000. Meanwhile, when Vcc is changing, there is also a little shift on S value, for more information, please refer the curves in typical performance characteristics.

If the current limit block starts to regulate the output current, the power loss on power MOSFET will cause the IC temperature rise. If the junction temperature rose to high enough, it will trigger thermal shutdown. After thermal shutdown happened, it will disable the output until the over temperature fault remove. The over temperature threshold is 150°C and hysteresis is 30°C.

Power-Good Function

The PG pin is the push pull of a MOSFET that can be pulled high to $V_{\rm CC}$. After the voltage gap between $V_{\rm IN}$ and $V_{\rm OUT}$ is smaller than 280mV, the PG pin is pulled high after a 50 μ s delay. When the voltage gap is higher than 340mV, the PG pin will be pulled low.

Short-Circuit Protection

If the load current increases rapidly due to a short circuit, the current may exceed the current limit threshold by a lot before the control loop can respond. If the current reaches an internal secondary current limit level (about 7A), a fast turn-off circuit activates to turn off the power FET. This limits the peak current through the switch to limit the input voltage drop. The total short circuit response time is about 200ns. If fast off works, it will keep off the power FET for 80µs. After that time period, it will re-turn on power FET, if the part is still in short-circuit condition. MP5083 will reduce the current limit. and hold it until the part is so hot and thermal shutdown. After the short-circuit condition removed, the current limit will recover to the pre-set value automatically.

Output Discharge

MP5083 has output discharge function. This function can discharge the Vo by internal pull down resistance when IC EN disabled or V_{CC} shutdown and the load is very light.

Soft-Start

A capacitor connected to the SS pin determines the soft-start time. There is an internal $11\mu A$ constant current source charge SS cap and ramps up the voltage on the SS pin. The output voltage rises at 5 times the slew rate to the SS voltage.

The soft-start time can be calculated by below equation:

$$T_{SS}(ms) = \frac{1}{5} \times \frac{V_{OUT}(V) \cdot C_{SS}(nF)}{I_{SS}(uA)}$$
 (2)

 T_{SS} is the soft-start time, I_{SS} is internal 11 μ A constant current, C_{SS} is external soft-start cap.

The suggestion minimum SS cap should be bigger than 4.7nF. If the SS pin is floated or SS cap is too small, the V_{OUT} rising time will be just limited by power MOS charge time.



APPLICATION INFORMATION

IMON Resistor Selection

The current limit value can be set by IMON resistor. The current limit can be gotten by equation (1).

The current limit threshold is suggested to $10\% \sim 20\%$ higher than maximum load current. For example, if the system's full load is 2A, set the current limit to 2.2A.

IMON Capacitor Selection

The internal advanced auto-zero comparator bring a high accuracy of current monitor. The auto-zero will also cause some little jitter on IMON pin. To get a more stable IMON, a small ceramic capacitor can be mounted between IMON and ground. Suggested place an IMON capacitor less than 1nF.

Soft Start Capacitor Selection

There is an internal $11\mu A$ constant current source charge SS cap and ramps up the voltage on the SS pin. The output voltage rises follow the 5 times the slew rate of SS voltage.

If the inrush on output current reached the current limit during start up (like with large output cap or very large load), MP5083 will limit the output current and the same time, SS time will be increased (Fig 2 and Fig 3).

Component Selection






Figure 2: Soft Start Periods at different load



Soft Start @ Different Output Capacitance






Figure 3: Soft Start Periods at different output capacitance

Design Example

Some design example and are provided below. See Table 1 and Figure 4.

Table 1

(V)	Max Load Range (A)	Rlimit (kΩ)	SS cap (nF)	SS time (ms)
3.6	0.5	47	22	1
3.6	1	27.4	47	2.4
3.6	2	15	100	5.4




Figure 4: Typical Application Schematic

Layout Guide

PCB layout is very important to achieve stable operation. Please follow these guidelines and take below figure for reference. Place R_{IMON} close to IMON pin, input cap close to V_{CC} pin. Put enough vias around IC to achieve better thermal performance.






Figure 5: Recommended Layout



PACKAGE INFORMATION


QFN-12 (2mmx2mm)







TOP VIEW

BOTTOM VIEW



SIDE VIEW





NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-229.
- 5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.