# Advanced Micro Devices

# PAL22V10 Family, AmPAL22V10/A

## 24-Pin TTL Versatile PAL Device

#### DISTINCTIVE CHARACTERISTICS

- As fast as 7.5-ns propagation delay and 91 MHz f<sub>MAX</sub> (external)
- 10 Macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-Pin SKINNYDIP, 24-pin Flatpack and 28-pin PLCC and LCC packages save space

#### **GENERAL DESCRIPTION**

The PAL22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.


The PAL22V10 device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be pro-

grammed as registered or combinatorial, and active high or active low. The output configuration is determined by two fuses controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PAL22V10 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar.

## **BLOCK DIAGRAM**



Publication# 16559 Rev. C Amendment/0 Issue Date: February 1996




# CONNECTION DIAGRAMS Top View

## SKINNYDIP/FLATPACK

#### CLK/I<sub>0</sub> **U** Vcc 2 23 I/O<sub>9</sub> l<sub>2</sub> 3 22 1/08 21 1/07 l3 [ 20 1/06 19 **1** 1/O<sub>5</sub> 18 1/04 l6 🛮 7 8 17 17 L I/O<sub>3</sub> l8 9 16 | I/O<sub>2</sub> 10 15 1/01 l9 📗 l<sub>10</sub> 11 14 1/00 13 GND [ 111

16559C-2

# PLCC/LCC



#### Note:

Pin 1 is marked for orientation.

# **PIN DESIGNATIONS**

CLK = ClockGND = Ground


I = Input

I/O = Input/Output
NC = No Connect
Vcc = Supply Voltage

# ORDERING INFORMATION

## **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



-7 = 7.5 ns tpd

-10 = 10 ns tpd

-15 = 15 ns tpd

A = 25 ns tpd

Valid Combinations				
PAL22V10-7				
PAL22V10-10	BO 10			
PAL22V10-15	PC, JC			
AmPAL22V10A				

## **Valid Combinations**

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The PAL22V10 allows the systems engineer to implement a design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required timeconsuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.

The PAL22V10 has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design

specification and corresponding programming of the configuration bits  $S_0-S_1$ . Multiplexer controls initially are connected to ground (0) through a programmable fuse, selecting the "0" path through the multiplexer. Programming the fuse disconnects the control line from GND and it is driven to a high level, selecting the "1" path.

The device is produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit.

# Variable Input/Output Pin Ratio

The PAL22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.




Figure 1. Output Logic Macrocell Diagram


# Registered Output Configuration

Each macrocell of the PAL22V10 includes a D-type flipflop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration  $(S_1 = 0)$ , the array feedback is from  $\overline{Q}$  of the flip-flop.


# Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop  $(S_1 = 1)$ . In the combinatorial configuration the feedback is from the pin.


 $S_0 = 0$ 




Registered/Active Low



Combinatorial/Active Low



Registered/Active High



Combinatorial/Active High

16559C-5

Figure 2. Macrocell Configuration Options

# **Programmable Three-State Outputs**

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

### **Programmable Output Polarity**

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit So in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions.

#### Preset/Reset

For initialization, the PAL22V10 has Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

### **Power-Up Reset**

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL22V10 will depend on the programmed output polarity. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.



# **Register Preload**

The register on the PAL22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

# **Security Fuse**

After programming and verification, a PAL22V10 design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed, and preload will be disabled.

# **Programming**

The PAL22V10 can be programmed on standard logic programmers. Approved programmers are listed at the end of this data book.

# **Quality and Testability**


The PAL22V10 offers a very high level of built-in quality. Extra programmable fuses, test words and test columns provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

# **Technology**

The AmPAL22V10A is fabricated with AMD's diffusion-isolated bipolar process. The array connections are formed with highly reliable PtSi fuse.

The PAL22V10-15, -10 and -7 are fabricated with AMD's diffusion-isolated bipolar process. This process reduces parasitic capacitances and minimum geometries to provide higher performance. The array connections are formed with PtSi fuses on the -15, and TiW fuses on the -7 and -10 for reliable operation.

# LOGIC DIAGRAM SKINNYDIP (PLCC/LCC) Pinouts





### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with
Power Applied ..... -55°C to +125°C

Supply Voltage with
Respect to Ground ..... -0.5 V to +7.0 V

DC Input Voltage ..... -1.2 V to Vcc + 0.5 V

DC Output or I/O Pin Voltage ... -0.5 V to Vcc + 0.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

## Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>) Operating in Free Air . . . . . 0°C to +75°C Supply Voltage (V<sub>CC</sub>) with Respect to Ground . . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Voн	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$		2.4		٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min			0.5	>
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)		2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			8.0	V
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min			-1.2	٧
Іін	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)			25	μА
lıL	Input LOW Current	'''\ '''\	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max		-100 -150	μΑ
lı	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max			1	mA
Іохн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-100	μА
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)		-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lout = 0 mA) V <sub>CC</sub> = Max			220	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V	6	_
Соит	Output Capacitance	Vout = 2.0 V	T <sub>A</sub> = 25°C f = 1 MHz	5	pF

#### Note:

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Descri	Parameter Description		Min (Note 3)	Max	Unit
tpD	Input or Feedback	nput or Feedback to Combinatorial Output		1	7.5	ns
ts	Setup Time from I	nput, Feedback or SP to Clo	ck	5		ns
tн	Hold Time			0		ns
tco	Clock to Output			1	6	ns
tskewr	Skew Between Re	gistered Outputs (Note 5)			1	ns
tar	Asynchronous Res	set to Registered Output			12	ns
tarw	Asynchronous Res	set Width		8		ns
tarr	Asynchronous Res	Asynchronous Reset Recovery Time		8		ns
tspr	Synchronous Pres	nous Preset Recovery Time		5		ns
tw∟	Clock Width	LOW		4		ns
twн	GIOCK WIGHT	HIGH		4		ns
	Maximum	External Feedback	1/(ts + tco)	91		MHz
fmax	Frequency	Internal Feedback (fcnt)	1/(ts + tcr) (Note 6)	100		MHz
	(Note 4)	No Feedback	1/(tw+ + twL)	125		MHz
tea	Input to Output En	Input to Output Enable Using Product Term Control			8	ns
tER	Input to Output Dis	sable Using Product Term C	ontrol		7.5	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums are measured under best-case conditions.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 5. Skew is measured with all outputs switching in the same direction.
- 6.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$ .

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with
Power Applied ..... -55°C to +125°C

Supply Voltage with
Respect to Ground ..... -0.5 V to +7.0 V

DC Input Voltage ..... -1.2 V to Vcc + 0.5 V

DC Output or I/O

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

## Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>) Operating in Free Air . . . . . 0°C to +75°C Supply Voltage (V<sub>CC</sub>) with Respect to Ground . . . . . +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$			٧
VoL	Output LOW Voltage	I <sub>OL</sub> = 16 mA		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min		-1.2	٧
liн	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)		25	μΑ
lıL	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max Input		-100	μА
		(Note 2)	LK	-150	μπ
lı	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
Іоzн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		100	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (IouT = 0 mA) V <sub>CC</sub> = Max		180	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	T <sub>A</sub> = 25°C f = 1 MHz	5	PΓ

#### Note:

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Descri	Parameter Description		Min (Note 3)	Max	Unit
tpp	Input or Feedback	to Combinatorial Output		1	10	ns
ts	Setup Time from Ir	nput, Feedback or SP to Clo	ck	7		ns
tн	Hold Time			0		ns
tco	Clock to Output			1	7	ns
tar	Asynchronous Res	et to Registered Output			15	ns
tarw	Asynchronous Res	et Width		10		ns
tarr	Asynchronous Reset Recovery Time		8		ns	
tspr	Synchronous Pres	et Recovery Time		8		ns
tw∟	Clock Width	LOW		5		ns
twн	Clock Width	HIGH		5		ns
	Maximum	External Feedback	1/(ts + tco)	71		MHz
fMAX	Frequency	Internal Feedback (fcnt)	1/(ts + tcF) (Note 5)	80		MHz
	(Note 4)	No Feedback	1/(tw+ + twL)	100		MHz
tea	Input to Output Enable Using Product Term Control			11	ns	
ter	Input to Output Dis	able Using Product Term C	ontrol		9	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums are measured under best-case conditions.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 5.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$ .

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature –65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage $-0.5 \text{ V}$ to $V_{\text{CC}}$ + $0.5 \text{ V}$
DC Input Current30 mA to +5 mA
DC Output or I/O
Pin Voltage
Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

## **Commercial (C) Devices**

Ambient Temperature (T <sub>A</sub> )	
Operating in Free Air	0°C to +75°C
Supply Voltage (Vcc)	
with Respect to Ground +4.7	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IoL = 16 mA VIN = VIH or VIL VCC = Min		0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)			٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I <sub>IN</sub> = −18 mA, V <sub>CC</sub> = Min		-1.2	٧
lін	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)		25	μΑ
lıL	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-100	μΑ
lı	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
lozн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (lou <sub>T</sub> = 0 mA) V <sub>CC</sub> = Max		180	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

# **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	V <sub>CC</sub> = 5.0 V	9	
			T <sub>A</sub> = 25°C	6	рF
Соит	Output Capacitance	Vout = 2.0 V	f = 1 MHz	5	

#### Note:

# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter Symbol	Parameter Desc	Parameter Description		Min (Note 3)	Max	Unit
tPD	Input or Feedbac	k to Combinatorial Output			15	ns
ts	Setup Time from	Input, Feedback or SP to Clo	ck	10		ns
tн	Hold Time			0		ns
tco	Clock to Output				10	ns
tar	Asynchronous Re	eset to Registered Output			20	ns
tarw	Asynchronous Re	eset Width		15		ns
tarr	Asynchronous Re	Asynchronous Reset Recovery Time		10		ns
tspr	Synchronous Pre	Synchronous Preset Recovery Time		10		ns
tw∟	Clock Width	LOW		6		ns
twн	Glock Width	HIGH		6		ns
	Maximum	External Feedback	1/(ts + tco)	50		MHz
fMAX	Frequency	Internal Feedback (fcnt)	1/(ts + tcr) (Note 5)	80		MHz
	(Note 4)	No Feedback	1/(twh + twL)	83		MHz
tea	Input to Output Enable Using Product Term Control			15	ns	
ter	Input to Output D	isable Using Product Term C	ontrol		15	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums are measured under best-case conditions.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 5.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$ .

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with
Power Applied ..... -55°C to +125°C

Supply Voltage with
Respect to Ground ..... -0.5 V to +7.0 V

DC Input Voltage .... -0.5 V to +5.5 V

DC Input Current ..... -30 mA to +5 mA

DC Output or I/O Pin Voltage ... -0.5 V to Vcc Max

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## **OPERATING RANGES**

## Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>)
Operating in Free Air ..... 0°C to +75°C
Supply Voltage (V<sub>CC</sub>)
with Respect to Ground ..... +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I <sub>OH</sub> = -3.2 mA  V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min	2.4		٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>CC</sub> = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I <sub>IN</sub> = -18 mA, V <sub>CC</sub> = Min		-1.2	٧
Іін	Input HIGH Current	V <sub>IN</sub> = 2.7 V, V <sub>CC</sub> = Max (Note 2)		25	μА
lıL	Input LOW Current	V <sub>IN</sub> = 0.4 V, V <sub>CC</sub> = Max (Note 2)		-100	μΑ
lı	Maximum Input Current	V <sub>IN</sub> = 5.5 V, V <sub>CC</sub> = Max		1	mA
lozн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-90	mA
lcc	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open (louT = 0 mA) V <sub>CC</sub> = Max		180	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V<sub>OUT</sub> = 0.5 V
  has been chosen to avoid test problems caused by tester ground degradation.

# **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 2.0 V	Vcc = 5.0 V	11	
			T <sub>A</sub> = 25°C	6	рF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	9	, ,

#### Note:


# **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**


Parameter Symbol	Parameter Descri	ption	Min	Max	Unit	
tPD	Input or Feedback	to Combinatorial Outpu		25	ns	
ts	Setup Time from Ir	nput, Feedback or SP to	Clock	20		ns
tн	Hold Time			0		ns
tco	Clock to Output				15	ns
tar	Asynchronous Res	et to Registered Outpu		30	ns	
tarw	Asynchronous Res	et Width	25		ns	
tarr	Asynchronous Res	et Recovery Time	35		ns	
tspr	Synchronous Pres	20		ns		
tw∟	Clock Width	LOW		15		ns
twн	Clock Width	HIGH		15		ns
fMAX	Maximum Frequency (Note 3)	External Feedback	1/(ts + tco)	28.5		MHz
tea	Input to Output En	able Using Product Terr	m Control		25	ns
ter	Input to Output Dis	able Using Product Ter	m Control		25	ns

- 2. See Switching Test Circuit for test conditions.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


## **SWITCHING WAVEFORMS**







**Registered Output** 








Input to Output Disable/Enable





**Asynchronous Reset** 

**Synchronous Preset** 


- 1.  $V_T = 1.5 V$ .
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns 4 ns typical.

# **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
<b>&gt;&gt;</b> ≪<	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010-PAL


# **SWITCHING TEST CIRCUIT**



			Comi	Measured	
Specification	S <sub>1</sub>	C <sub>L</sub> R <sub>1</sub>		R <sub>2</sub>	Output Value
tpD, tCO	Closed			All except -7:	1.5 V
tEA	$Z \rightarrow H$ : Open $Z \rightarrow L$ : Closed	50 pF	300 Ω	390 Ω	1.5 V
ter	$H \rightarrow Z$ : Open $L \rightarrow Z$ : Closed	5 pF		-7: 300 Ω	$H \rightarrow Z$ : $V_{OH} - 0.5 V$ $L \rightarrow Z$ : $V_{OL} + 0.5 V$


# **MEASURED SWITCHING CHARACTERISTICS for the PAL22V10-10**

 $V_{CC} = 4.75 \text{ V}, T_A = 75^{\circ}\text{C} \text{ (Note 1)}$ 



tpd vs. Number of Outputs Switching

16559C-14



**tPD** vs. Load Capacitance


16559C-15

## Note:


1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where tpD may be affected.

2-214 PAL22V10-10

# INPUT/OUTPUT EQUIVALENT SCHEMATICS



**Typical Input** 



**Typical Output** 




## **POWER-UP RESET**

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways  $V_{\rm CC}$ 

can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:


- The V<sub>CC</sub> rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max	Unit		
tpR	Power-up Reset Time	1000	ns		
ts	Input or Feedback Setup Time	See Switching			
tw∟	Clock Width LOW	Characteristics			



**Power-Up Reset Waveform** 

# ▶ Plastic Dual In Line (PDIP) Packages




	AMD PACKAGE TYPE & LEADCOUNT (JEDEC DRAWING NUMBER)									
DIMENSION	PD 022		PD	PD 024		024	PDW024			
CODES	(MS-01	D(C)AA)	(MS-01	(MS-011(B)AA)		(MS-011(B)AA)		5(A)AG)		
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
A	0.140	0.200	0.140	0.225	0.140	0.200	0.140	0.200		
b	0.014	0.022	0.014	0.022	0.014	0.022	0.014	0.022		
b1	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065		
С	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015		
D	1.090	1.120	1.240	1.280	1.150	1.270	1.175	1.220		
E1	0.340	0.380	0.520	0.580	0.240	0.280	0.240	0.290		
E	0.390	0.430	0.600	0.625	0.300	0.325	0.300	0.330		
L	0.120	0.160	0.120	0.160	0.120	0.160	0.120	0.160		
е	0.090	0.110	0.090	0.110	0.090	0.110	0.090	0.110		
Q	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060		
<b>S1</b>	0.005	T -	0.005	_	0.005	_	0.005	_		
e <sub>b</sub>	0.430	0.500	0.630	0.700	0.330	0.430	0.330	0.430		
$(\alpha_1 - \alpha_2)$	00	10°	00	10°	0°	10°	0°	10°		
(α <sub>1</sub> , α <sub>2</sub> )	00	15°	00	15°	00	15º	00	15º		
N	2	22	2	4	24		24			

- 1. All dimensions are in inches.
- 2. A notch, tab, or pin one identification mark shall be located adjacent to the device pin one.
- 3. Lead thickness increases by a maximum of 0.003 inch when a solder lead finish is applied.
- 4. The minimum limit for the "b1" dimension is 0.030 inch in four corner leads for the PD 016, PD3024, PDW024, PD3028, and PDW028 package versions.
- 5. Dimensions "D" and "E1" do not include mold flash or protrusion.
- 6. Dimension "E" is measured from the outside of the leads and 0.015 inch below the plane of the package exit, as defined by the top of the lead.
- 7. Dimension "Q" is measured from the seating plane to the base plane.
- 8. Dimension "L" is measured from the seating plane (or from the lowest point of the lead shoulder width that measures 0.040 inch) to the lead tip.
- 9. The difference between these two dimensions should not exceed seven degrees.
- 10. When standoff has radii, the seating plane location is defined where the lead width equals 0.040 inch.
- 11. PD is AMD's internal designator for a plastic dual-in-line package. PD3 and PDW designate PDIP packages with package widths that differ from the standard width for that pin-count size.

# ▶ Plastic Leaded Chip Carrier (PLCC) Packages

# **Square Packages**



DIMENSION CODES							PE & LEA							
	PL	020	PL 028,	PLH028	PL	044	PL	052	PL 068,	PLH068	PL 084,	PLH084		
CODES	(MS-01	8(A)AA)	(MS-01	8(A)AB)	(MS-01	B(A)AC)	(MO-04	7(A)AD)	(MO-04	7(B)AE)	(MO-04	(MO-047(B)AF)		
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
A	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180		
A1	0.090	0.120	0.090	0.120	0.090	0.120	0.090	0.130	0.090	0.130	0.090	0.130		
A2	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083		
D, E	0.385	0.395	0.485	0.495	0.685	0.695	0.785	0.795	0.985	0.995	1.185	1.195		
D1, E1	0.350	0.356	0.450	0.456	0.650	0.656	0.750	0.756	0.950	0.956	1.150	1.156		
D2, E2	0.290	0.330	0.390	0.430	0.590	0.630	0.690	0.730	0.890	0.930	1.090	1.130		
D3, E3	0.200	REF	0.300 REF		0.500 REF		0.600 REF		0.800 REF		1.000 REF			
С	0.009	0.015	0.009	0.015	0.009	0.015	0.009	0.015	0.007	0.013	0.007	0.013		

- 1. All dimensions are in inches.
- 2. Dimensions "D" and "E" are measured from the outermost point.
- 3. Dimensions "D1" and "E1" do not include corner mold flash. Allowable corner mold flash is 0.010 inch.
- 4. Dimensions "A, A1, D2, and E2" are measured from the points of contact to the base plane.
- 5. Lead spacing as measured from the center-line to the center-line shall be within  $\pm 0.005$  inch.
- 6. J-bend lead tips should be located inside the "pockets."
- 7. Lead coplanarity shall be within 0.004 inch as measured from the seating plane.
- 8. Lead tweeze shall be within 0.0045 inch on each side as measured from a vertical flat plane.
- 9. The lead pocket may be rectangular (as shown) or oval. If the corner lead pockets are connected, then 0.005-inch minimum lead spacing is required.
- 10. PL is AMD's internal abbreviation for a PLCC. PLH refers to one that has been thermally enhanced with an embedded heat spreader.