19-5248; Rev 0; 4/10

EVALUATION KIT AVAILABLE



# 100Mbps, 16-Channel LLTs

## **General Description**

The MAX14548E/MAX14548AE 16-channel, bidirectional level translators (LLTs) provide the level shifting necessary for 100Mbps data transfer in multivoltage systems. Externally applied voltages, VCC and VL, set the logic levels on either side of the device. Logic signals present on the VL side of the device appear as a high-voltage logic signal on the VCC side of the device and vice versa.

The devices feature a programming frequency input (PF) that adjusts the one-shot accelerator on-time to guarantee a bit rate of 100Mbps with a load capacitance < 15pF and V<sub>L</sub> > 1.1V (MAX14548E) or V<sub>L</sub> > 1.4V (MAX14548AE) when driven low. The MAX14548E can drive capacitive loads up to 50pF with a guaranteed bit rate of 40Mbps when V<sub>L</sub> ≥ 1.1V and PF is driven high. The MAX14548AE can drive capacitive loads up to 50pF with a guaranteed bit rate of 40Mbps when V<sub>L</sub> ≥ 1.1V and PF is driven high.

The device operate at full speed with external drivers that source as low as 4mA output current. Each I/O channel is pulled up to V<sub>CC</sub> or V<sub>L</sub> by an internal 35µA current source, allowing both devices to be driven by either push-pull or open-drain drivers.

The devices feature multiple power-saving features including an enable input (EN) that places the device into a low-power shutdown mode when driven low and an automatic shutdown mode that disables the part when V<sub>CC</sub> is less than V<sub>L</sub>. The MAX14548AE output driver is designed to operate at full speed (100Mbps) with V<sub>L</sub> > 1.4V, which reduces the dynamic supply current vs. the MAX14548E. The state of I/O V<sub>CC</sub> and I/O V<sub>L</sub> are in high-impedance state during shutdown.

The devices operate with V<sub>CC</sub> voltages from +1.7V to +3.6V and V<sub>L</sub> voltages from +1.1V to +3.6V, making them ideal for data transfer between low-voltage ASICs/ PLDs and higher voltage systems. The devices are available in a 40-bump WLP (2.16mm x 3.46mm) package with 0.4mm ball pitch, and operate over the extended -40°C to +85°C temperature range.

## **Features**

- Bidirectional Level Translation
- 100Mbps Guaranteed Data Rate
- ♦ +1.7V to +3.6V Supply Voltage Range for V<sub>CC</sub>
- +1.1V to +3.6V Supply Voltage Range for VL (VCC > VL)
- -40°C to +85°C Extended Operating Temperature Range

## **Applications**

CMOS Logic-Level Translation Low-Voltage ASIC Level Translation Smart Card Readers Portable Communication Devices Cell Phones GPS Telecommunications Equipment

Typical Operating Circuit appears at end of data sheet.

# **Ordering Information/Selector Guide**

PART	PIN- PACKAGE	BIT RATE (PF = LOW) LOAD CAPACITANCE < 15pF (Mbps)	BIT RATE (PF = HIGH) LOAD CAPACITANCE < 50pF (Mbps)	LOW DYNAMIC SUPPLY CURRENT
MAX14548EEWL+	40 WLP	100	40	—
MAX14548AEEWL+	40 WLP	100	40	Yes (VL > 1.1V)

**Note:** All devices operate over the -40°C to +85°C operating temperature range. +Denotes a lead(Pb)-free/RoHS-compliant package.

## 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.)

VCC, VL, EN, PF	-0.3V to +4V
I/O Vcc	0.3V to (VCC + 0.3V)
I/O VL	0.3V to (VL + 0.3V)
Short-Circuit Duration I/O VL,	
I/O VCC to GND	Continuous
Continuous Power Dissipation (	

40-Bump WLP (derate 17.2mW/°C above +70°C) .... 1379mW

Junction-to-Ambient Thermal Resistance (6	θja)
(Note 1)	58°C/W
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Soldering Temperature (reflow)	+260°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

. I

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(VCC = +1.7V to +3.6V, VL = +1.1V to +3.6V, VCC > VL, EN = VL, CVCC = 1µF, CVL = 1µF, TA = -40°C to +85°C, unless otherwise noted. Typical values are at V<sub>CC</sub> = +2.8V,  $V_L$  = +1.8V and T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLIES							
V <sub>L</sub> Supply Range	VL			1.1		3.6	V
VCC Supply Range	Vcc			1.7		3.6	V
Supply Current from V <sub>CC</sub>	IQVCC	$I/O V_{CC} = V_{CC}, I/O V$	$L_ = V_L$			40	μΑ
Supply Current from $V_L$	IQVL	$I/O V_{CC} = V_{CC}, I/O V$	$L_{}=VL$			20	μA
V <sub>CC</sub> Shutdown Supply Current	ISHDN-VCC	$T_A = +25^{\circ}C$ , EN = GN I/O pins	D, unconnected		0.1	1	μA
VL Shutdown Mode Supply	10	$T_A = +25^{\circ}C$ , EN = GN I/O pins	D, unconnected		0.1	1	
Current	ISHDN-VL	$T_A = +25^{\circ}C$ , EN = V <sub>L</sub> , unconnected I/O pins	V <sub>CC</sub> = GND,		0.1	2	μA
Dynamic Supply Current		One I/O switching at 25MHz; all other I/O	MAX14548E		2.9		mA
Dynamic Supply Current	ID	connected to V <sub>CC</sub> or V <sub>L</sub> ; C <sub>LOAD</sub> = 0pF	MAX14548AE		2.6		ШA
I/O V <sub>CC_</sub> , I/O V <sub>L</sub> _ Three-State Leakage Current	ILEAK	$T_A = +25^{\circ}C$ , EN = GN	D		0.1	6	μA
EN, PF Input Leakage Current	ILEAK_EN_PF	$T_A = +25^{\circ}C$				1	μA
V <sub>L</sub> Shutdown Threshold	V <sub>TH_VL</sub>				0.3		V
V <sub>L</sub> - V <sub>CC</sub> Shutdown Threshold High	V <sub>TH_H</sub>	$V_{CC}$ rising ( $V_L = 3.6V$ )	(Note 4)	0.05	0.3	0.65	V
V <sub>L</sub> - V <sub>CC</sub> Shutdown Threshold Low	V <sub>TH_L</sub>	$V_{CC}$ falling (V <sub>L</sub> = 3.6V) (Note 4)		0.2	0.52	0.85	V
I/O VL_ Pullup Current	IVL_PU_	$I/O V_{L} = GND, I/O V_{CC} = GND$		10		125	μA
I/O V <sub>CC</sub> _Pullup Current	IVCC_PU_	$I/O V_{CC_{-}} = GND, I/O V_{L_{-}} = GND$		15		90	μA
I/O VL_ to I/O VCC_ DC Resistance	RIOVL_IOVCC	(Note 5)			3		kΩ

## ELECTRICAL CHARACTERISTICS (continued)

(V<sub>CC</sub> = +1.7V to +3.6V, V<sub>L</sub> = +1.1V to +3.6V, V<sub>CC</sub> > V<sub>L</sub>, EN = V<sub>L</sub>, C<sub>VCC</sub> = 1 $\mu$ F, C<sub>VL</sub> = 1 $\mu$ F, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at V<sub>CC</sub> = +2.8V, V<sub>L</sub> = +1.8V and T<sub>A</sub> = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
ESD PROTECTION							
I/O Vcc_, I/O VL_		Human Body Model,	Unpowered device		±12		- kV
, , , , , , , , , , , , , , , , , , ,		$C_{VCC} = 1\mu F,$ $C_{VL} = 1\mu F$	Powered device		±5		
All Other Pins					±2		kV
LOGIC LEVELS							
I/O VL_ Input-Voltage High Threshold	VIHL	(Note 6)		VL - 0.2			V
I/O VL_ Input-Voltage Low Threshold	VILL	(Note 6)				0.15	V
I/O VCC_ Input-Voltage High Threshold	VIHC	(Note 6)		VCC - 0.4			V
I/O V <sub>CC</sub> _Input-Voltage Low Threshold	VILC	(Note 6)				0.2	V
EN, PF Input-Voltage High	Vih	1.1V < V <sub>L</sub> < 1.3V		V <sub>L</sub> - 0.25			- V
Threshold		V <sub>L</sub> = 1.8V		VL - 0.4			
EN, PF Input-Voltage Low Threshold	VIL	1.1V < V <sub>L</sub> < 1.3V V <sub>L</sub> = 1.8V				0.4	V
I/O VL_ Output-Voltage High	Vohl	$I/O V_L$ source current = $10\mu A$		4/5 x VL			V
I/O VL_ Output-Voltage Low, Drop to GND	Voll	$I/O V_{L}$ sink curre $I/O V_{CC} < 0.05V$				1/3 x VL	V
I/O VCC_ Output-Voltage High	Vонс	I/O V <sub>CC</sub> _source	current = 10µA	4/5 x V <sub>CC</sub>			V
I/O V <sub>CC</sub> Output-Voltage Low, Drop to GND	Volc	I/O V <sub>CC</sub> _ sink cur I/O V <sub>L</sub> _ < 0.05V	rrent = 20µA,			1/3 x Vcc	V
RISE/FALL TIME ACCELERATO	OR STAGE	·					
		PF = low	On rising edge On falling edge		2.65 2.5		ns
Accelerator Pulse Duration		PF = high	On rising edge On falling edge		4		ns
VL Output Accelerator Source		$V_{L} = 1.62V$ $V_{L} = 3.2V$			7 4.43		Ω
V <sub>CC</sub> Output Accelerator Source Impedance		$V_{CC} = 2.2V$ $V_{CC} = 3.6V$			14.2 11.2		Ω
VL Output Accelerator Sink Impedance		$V_{L} = 3.6V$ $V_{L} = 3.2V$			15.3		Ω
V <sub>CC</sub> Output Accelerator Sink Impedance		$V_{CC} = 2.2V$ $V_{CC} = 2.2V$ $V_{CC} = 3.6V$			20.3		Ω



## HIGH-SPEED TIMING CHARACTERISTICS—MAX14548E

 $(V_{CC} = +1.7V \text{ to } +3.6V, V_L = +1.1V \text{ to } +3.6V, V_{CC} > V_L, EN = V_L, PF = low, C_{VCC} = 1\mu F, C_{VL} = 1\mu F, C_{IOVL} \le 15pF, C_{IOVCC} \le 15pF, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at V_{CC} = +2.8V, V_L = +1.8V \text{ and } T_A = +25^{\circ}C.)$  (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
I/O VCC_ Rise Time	tRVCC	Input rise time < 2ns, Figure 1			2	ns
I/O V <sub>CC</sub> _ Fall Time	tFVCC	Input fall time < 2ns, Figure 1			2	ns
I/O VL_ Rise Time	tRVL	Input rise time < 2ns, Figure 2			2	ns
I/O VL_ Fall Time	tfvl	Input fall time < 2ns, Figure 2			2	ns
Propagation Delay (Driving I/O VL_)	tpvl-vcc	Input rise time < 2ns, Figure 1		2.75		ns
Propagation Delay (Driving I/O Vcc_)	tpvcc-vl	Input rise time < 2ns, Figure 2		2.26		ns
Channel-to-Channel Skew	tskew	Input rise time/fall time < 2ns		0.2		ns
Propagation Delay from I/O VL_ to I/O VCC_ After EN	ten-vcc	$R_{LOAD} = 1M\Omega$ , Figure 3		27		μs
Propagation Delay from I/O V <sub>CC</sub> _to I/O V <sub>L</sub> _After EN	ten-vl	$R_{LOAD} = 1M\Omega$ , Figure 3		0.05		μs
Maximum Data Rate		Push-pull operation	100			Mhpo
		Open-drain operation	0.3			Mbps

## HIGH-SPEED TIMING CHARACTERISTICS—MAX14548AE

 $(V_{CC} = +1.7V \text{ to } +3.6V, V_L = +1.4V \text{ to } +3.6V, V_{CC} > V_L, EN = V_L, PF = low, C_{VCC} = 1\mu F, C_{VL} = 1\mu F, C_{IOVL} \le 15pF, C_{IOVCC} \le 15pF, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, unless otherwise noted. Typical values are at V_{CC} = +2.8V, V_L = +1.8V and T_A = +25^{\circ}C.)$  (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O VCC_ Rise Time	trvcc	Input rise time < 2ns, Figure 1			2	ns
I/O V <sub>CC</sub> _ Fall Time	tFVCC	Input fall time < 2ns, Figure 1			2	ns
I/O VL_ Rise Time	trvl	Input rise time < 2ns, Figure 2			2	ns
I/O VL_ Fall Time	tfvl	Input rise time < 2ns, Figure 2			2	ns
Propagation Delay (Driving I/O VL_)	tpvL-vcc	Input rise time < 2ns, Figure 1		2.75		ns
Propagation Delay (Driving I/O V <sub>CC</sub> )	tpvcc-vL	Input rise time < 2ns, Figure 2		2.26		ns
Channel-to-Channel Skew	tskew	Input rise time/fall time < 2ns		0.2		ns
Propagation Delay from I/O VL_ to I/O VCC_ After EN	ten-vcc	$R_{LOAD} = 1M\Omega$ , Figure 3		27		μs
Propagation Delay from I/O VCC_ to I/O VL_ After EN	ten-vl	$R_{LOAD} = 1M\Omega$ , Figure 3		0.05		μs
Maximum Data Rate		Push-pull operation	100			Mhoc
		Open-drain operation	0.3			Mbps

### LOW-SPEED TIMING CHARACTERISTICS—MAX14548E

(VCC = +1.7V to +3.6V, VL = +1.1V to +3.6V, VCC > VL, EN = VL, PF = high, CVCC = 1 $\mu$ F, CVL = 1 $\mu$ F, CIOVL  $\leq$  50pF, CIOVCC  $\leq$  50pF, TA = -40°C to +85°C, unless otherwise noted. Typical values are at VCC = +2.8V, VL = +1.8V and TA = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
I/O VCC_ Rise Time	tRVCC	Input rise time < 6ns, Figure 1			6	ns
I/O V <sub>CC</sub> _ Fall Time	tFVCC	Input fall time < 6ns, Figure 1			6	ns
I/O VL_ Rise Time	trvl	Input rise time < 6ns, Figure 2			6	ns
I/O VL_ Fall Time	tfvl	Input rise time < 6ns, Figure 2			6	ns
Propagation Delay (Driving I/O VL_)	tpvL-vcc	Input rise time < 6ns, Figure 1		4		ns
Propagation Delay (Driving I/O Vcc_)	tpvcc-vl	Input rise time < 6ns, Figure 2		3.37		ns
Channel-to-Channel Skew	tskew	Input rise time/fall time < 6ns		0.2	0.5	ns
Propagation Delay from I/O VL_ to I/O VCC_ After EN	ten-vcc	$R_{LOAD} = 1M\Omega$ , Figure 3		27		μs
Propagation Delay from I/O V <sub>CC</sub> _ to I/O V <sub>L</sub> _ After EN	ten-vl	$R_{LOAD} = 1M\Omega$ , Figure 3		0.06		μs
Maximum Data Rate		Push-pull operation	40			Mbpc
		Open-drain operation	0.3			Mbps

## LOW-SPEED TIMING CHARACTERISTICS—MAX14548AE

 $(V_{CC} = +1.7V \text{ to } +3.6V, V_L = +1.1V \text{ to } +3.6V, V_{CC} > V_L, EN = V_L, PF = high, C_{VCC} = 1\mu F, C_{IOVL} \le 50 \text{pF}, C_{IOVCC} \le 50 \text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}.$  Typical values are at V<sub>CC</sub> = +2.8V, V<sub>L</sub> = +1.8V and T<sub>A</sub> = +25^{\circ}\text{C}.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
I/O V <sub>CC</sub> _ Rise Time	trvcc	Input rise time < 6ns, Figure 1			6	ns
I/O VCC_ Fall Time	tFVCC	Input fall time < 6ns, Figure 1			6	ns
I/O VL_ Rise Time	t <sub>RVL</sub>	Input rise time < 6ns, Figure 2			6	ns
I/O VL_ Fall Time	tFVL	Input rise time < 6ns, Figure 2			6	ns
Propagation Delay (Driving I/O VL_)	tPVL-VCC	Input rise time < 6ns, Figure 1		4		ns
Propagation Delay (Driving I/O V <sub>CC_</sub> )	tpvcc-vl	Input rise time < 6ns, Figure 2		3.37		ns
Channel-to-Channel Skew	<sup>t</sup> SKEW	Input rise time/fall time < 6ns		0.2		ns
Propagation Delay from I/O VL_ to I/O VCC_ After EN	<sup>t</sup> EN-VCC	$R_{LOAD} = 1M\Omega$ , Figure 3		27		μs
Propagation Delay from I/O V <sub>CC</sub> to I/O V <sub>L</sub> After EN	ten-vl	$R_{LOAD} = 1M\Omega$ , Figure 3		0.06		μs
Maximum Data Rate		Push-pull operation 40			Mbps	
		Open-drain operation	0.3			squivi

**Note 2:** All units are 100% production tested at  $TA = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and not production tested.


**Note 3:** VL must be less than or equal to V<sub>CC</sub> during normal operation. However, VL can be greater than V<sub>CC</sub> during startup and shutdown conditions.

**Note 4:** When V<sub>CC</sub> is below V<sub>L</sub> by more than the V<sub>L</sub> - V<sub>CC</sub> shutdown threshold, the device turns off its pullup generators and I/O V<sub>CC</sub> and I/O V<sub>L</sub> enter their respective shutdown states.

Note 5: Guaranteed by design.

Note 6: Input thresholds are referenced to the boost circuit.










Figure 2. Push-Pull Driving I/O V<sub>CC</sub>\_ Test Circuit and Timing

MAX14548E/MAX14548AE





Figure 3. Enable Test and Timing

## **Typical Operating Characteristics**

///XI//




MAX14548E/MAX14548AE


8


# \_Typical Operating Characteristics (continued)


(VCC = 1.8V, VL = 1.4V, CL = 15pF, RSOURCE = 150Ω, data rate = 100Mbps, push-pull driver, TA = +25°C, unless otherwise noted.)




PROPAGATION DELAY vs. CAPACITIVE LOAD ON I/O VL (DRIVING ONE I/O VCC)











TYPICAL I/O VL\_ DRIVING (DATA RATE = 100Mbps,  $C_{10VCC} = 10pF$ ), PF = LOW, MAX14548E





TYPICAL I/O V<sub>CC</sub>\_ DRIVING (DATA RATE = 100Mbps, C<sub>IOVL</sub> = 10pF), PF = LOW, MAX14548E




## **Typical Operating Characteristics (continued)**


 $(V_{CC} = 1.8V, V_L = 1.4V, C_L = 15pF, R_{SOURCE} = 150\Omega, data rate = 100Mbps, push-pull driver, T_A = +25°C, unless otherwise noted.)$ 







# \_Pin Configuration



# **MAX14548E/MAX14548AE**

## Pin Description

PIN	NAME	FUNCTION
A1	I/O VL1	Input/Output 1. Referenced to VL.
A2	I/O VL2	Input/Output 2. Referenced to VL.
A3	I/O VL3	Input/Output 3. Referenced to VL.
A4	I/O VL4	Input/Output 4. Referenced to VL.
A5	I/O VL5	Input/Output 5. Referenced to VL.
A6	I/O VL6	Input/Output 6. Referenced to VL.
A7	1/0 VL7	Input/Output 7. Referenced to VL.
A8	I/O VL8	Input/Output 8. Referenced to VL.
B1	I/O VL9	Input/Output 9. Referenced to VL.
B2	I/O VL10	Input/Output 10. Referenced to VL.
B3	I/O VL11	Input/Output 11. Referenced to VL.
B4	I/O VL12	Input/Output 12. Referenced to VL.
B5	I/O VL13	Input/Output 13. Referenced to VL.
B6	I/O VL14	Input/Output 14. Referenced to VL.
B7	I/O VL15	Input/Output 15. Referenced to VL.
B8	I/O VL16	Input/Output 16. Referenced to VL.
C1, C8	GND	Ground

## Pin Description (continued)

PIN	NAME	FUNCTION
C2, C7	VL	Logic Supply Voltage, +1.1V to +3.6V. Bypass VL to GND with a 1 $\mu F$ capacitor placed as close as possible to the device.
C3, C6	Vcc	Power-Supply Voltage, +1.7V to +3.6V. Bypass V <sub>CC</sub> to GND with a 0.1 $\mu$ F ceramic capacitor. For full ESD protection, connect an additional 1 $\mu$ F ceramic capacitor from V <sub>CC</sub> to GND as close as possible to the V <sub>CC</sub> input.
C4	EN	Enable Input. Drive EN to GND for shutdown mode, or drive EN to V <sub>L</sub> or V <sub>CC</sub> for normal operation.
C5	PF	Programmable Frequency Input. Drive PF low for high-frequency operation. Drive PF high for lower frequency operation.
D1	I/O Vcc1	Input/Output 1. Referenced to VCC.
D2	I/O Vcc2	Input/Output 2. Referenced to V <sub>CC</sub> .
D3	I/O Vcc3	Input/Output 3. Referenced to Vcc.
D4	I/O V <sub>CC</sub> 4	Input/Output 4. Referenced to V <sub>CC</sub> .
D5	I/O Vcc5	Input/Output 5. Referenced to V <sub>CC</sub> .
D6	I/O Vcc6	Input/Output 6. Referenced to V <sub>CC</sub> .
D7	I/O VCC7	Input/Output 7. Referenced to V <sub>CC</sub> .
D8	I/O Vcc8	Input/Output 8. Referenced to V <sub>CC</sub> .
E1	I/O VCC9	Input/Output 9. Referenced to V <sub>CC</sub> .
E2	I/O Vcc10	Input/Output 10. Referenced to VCC.
E3	I/O Vcc11	Input/Output 11. Referenced to V <sub>CC</sub> .
E4	I/O Vcc12	Input/Output 12. Referenced to VCC.
E5	I/O V <sub>CC</sub> 13	Input/Output 13. Referenced to V <sub>CC</sub> .
E6	I/O Vcc14	Input/Output 14. Referenced to VCC.
E7	I/O Vcc15	Input/Output 15. Referenced to V <sub>CC</sub> .
E8	I/O Vcc16	Input/Output 16. Referenced to VCC.

# MAX14548E/MAX14548AE

# 100Mbps, 16-Channel LLTs

# $V_{L}$ Vcc ΜΙΧΙΜ MAX14548E MAX14548AE I/0 Vi 1 ◄ I/0 Vcc1 1/0 VL2 ◄ - I/O Vcc2 I/0 Vi 15 ◄ I/0 Vcc15 I/0 VL16 ◄ I/0 Vcc16 ΕN PF GND $\perp$

## **Detailed Description**

**Functional Diagram** 

The MAX14548E/MAX14548AE 16-channel, bidirectional level translators (LLTs) provide the level shifting necessary for 100Mbps data transfer in multivoltage systems. Externally applied voltages, VCC and VL, set the logic levels on either side of the device. Logic signals present on the VL side of the device appear as a high-voltage logic signal on the V<sub>CC</sub> side of the device and vice versa.

The devices operate at full speed with external drivers that source as little as 4mA output current (min). Each I/O channel is pulled up to VCC or VI by an internal 35µA current source, allowing the devices to be driven by either push-pull or open-drain drivers.

The devices feature an enable input (EN) that places the device into a low-power shutdown mode when driven low. They also feature an automatic shutdown mode that disables the part when VCC is less than VL.

The devices feature a programmable frequency input (PF) that guarantees a bit rate of 100Mbps with a load capacitance < 15pF and  $V_L$  > 1.1V (MAX14548E) or  $V_L$  > 1.4V (MAX14548AE) when driven low. The MAX14548E can drive capacitive loads up to 50pF with a guaranteed bit rate of 40Mbps when  $V_L \ge 1.1V$  and PF is driven high. The MAX14548AE can drive capacitive loads up to 50pF with a guaranteed bit rate of 40Mbps when  $V_L \ge 1.1V$  and PF is driven high.

### **Level Translation**

For proper operation, ensure that  $1.7V \le V_{CC} \le 3.6V$ ,  $1.1V \le V_L \le V_{CC}$ . When power is supplied to V<sub>L</sub> while V<sub>CC</sub> is less than V<sub>L</sub>, the devices automatically enter a low-power mode and the I/Os are in high-impedance mode. The devices also enter shutdown mode when EN = 0. In both conditions where EN = 0 or  $V_L > V_{CC}$ , there is a known high-impedance state on I/O VL and I/O VCC . The maximum data rate depends heavily on the load capacitance (see the rise/fall time graphs in the Typical Operating Characteristics), output impedance of the driver, and the operating voltage range.


### **Input Driver Requirements**

The device architecture is based on an nMOS pass gate and output accelerator stages (Figure 4). The accelerators are active only when there is a rising/falling edge on a given I/O. A short pulse is then generated where the output accelerator stages become active and charge/ discharge the capacitances at the I/Os. Due to its architecture, both input stages become active during the one-shot pulse. This can lead to some current feeding into the external source that is driving the translator. However, this behavior helps speed up the transition on the driven side.

The devices have internal current sources capable of sourcing 35µA to pull up the I/O lines. These internal pullup current sources allow the inputs to be driven with open-drain drivers and push-pull drivers. It is not recommended to use external pullup resistors on the I/O lines. The architecture of the devices permit either side to be driven with a minimum of 4mA drivers or larger.

### **Output Load Requirements**

The device I/Os are designed to drive CMOS inputs. Do not load the I/O lines with a resistive load less than  $25k\Omega$  and do not place an RC circuit at the input of these devices to slow down the edges. If a slower rise/ fall time is required, refer to the MAX3000E/MAX3001E/ MAX3002-MAX3012 data sheet.






Figure 4. Simplified Functional Diagram for One I/O Line

### Shutdown Mode

The EN input places the devices into a low-power shutdown mode when driven low. The automatic shutdown mode disables the devices when V<sub>CC</sub> is unconnected or less than V<sub>L</sub>. When V<sub>CC</sub> is less than V<sub>L</sub> or EN = GND, the devices enter shutdown mode.

#### **Data Rate and Capacitive Load (PF Input)**

The programmable frequency input (PF) adjusts the oneshot accelerator to guarantee a 100Mbps bit rate with a load capacitance <15pF and V<sub>L</sub> > 1.1V (MAX14548E) or V<sub>L</sub> > 1.4V (MAX14548AE) when driven low. The MAX14548E can drive capacitive loads up to 50pF with a guaranteed 40Mbps bit rate when V<sub>L</sub> > 1.1V and PF is driven high. The MAX14548AE can drive capacitive loads up to 50pF with a guaranteed 40Mbps bit rate when V<sub>L</sub> > 1.1V and PF is driven high.

### Applications Information

### Layout Recommendations

Use standard high-speed layout practices when laying out a board with the MAX14548E/MAX14548AE. For example, to minimize line coupling, place all other signal lines not connected to the devices at least 1x the substrate height of the PCB away from the input and output lines of the devices.

### **Power-Supply Decoupling**

To reduce ripple and the chance of introducing data errors, bypass V<sub>L</sub> and V<sub>CC</sub> to ground with  $0.1\mu$ F ceramic capacitors. Place all capacitors as close as possible to the power-supply inputs. For full ESD protection, bypass V<sub>CC</sub> with a  $1\mu$ F ceramic capacitor located as close as possible to the V<sub>CC</sub> input.




Figure 5a. Human Body ESD Test Model

### Unidirectional vs. Bidirectional Level Translator

The devices bidirectional level translators can operate as a unidirectional device by selecting one I/O as the input and the corresponding I/O as an output. These devices provide the smallest solution (WLP package) for level translation applications.

### **ESD Protection**

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The I/O VL\_ and I/O VCC\_ pins have extra protection against static electricity.

### ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

### Human Body Model

Figure 5a shows the Human Body Model, and Figure 5b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a  $1.5 \mathrm{k}\Omega$  resistor.




Figure 5b. Human Body Current Waveform

### Use with External Pullup/Pulldown Resistors


Due to the architecture of the devices, it is not recommended to use external pullup or pulldown resistors on the bus. In certain applications, the use of external pullup or pulldown resistors is desired to have a known bus state when there is no active driver on the bus. The devices include internal pullup current sources that set the bus state when the device is enabled. In shutdown mode, the state of I/O V<sub>CC</sub> and I/O V<sub>L</sub> is high impedance.

### **Open-Drain Signaling**

The devices are designed to pass open-drain as well as CMOS push-pull signals. When used with open-drain signaling, the rise time is dominated by the interaction of the internal pullup current source and the parasitic load capacitance. The devices include internal rise time accelerators to speed up transitions, eliminating any need for external pullup resistors. For applications such as I<sup>2</sup>C or 1-Wire<sup>®</sup> that require an external pullup resistor, refer to the MAX13046E and MAX13047E data sheets.

1-Wire is a registered trademark of Maxim Integrated Products, Inc.

## **Typical Operating Circuit**



## **Chip Information**

PROCESS: BiCMOS

## **Package Information**

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
40 WLP	W402B3+1	<u>21-0437</u>

# Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	4/10	Initial release	—

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim is a registered trademark of Maxim Integrated Products, Inc.

17