August 1999 Revised October 1999

## 74ACT16543 **16-Bit Registered Transceiver with 3-STATE Outputs**

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

Features

The ACT16543 contains sixteen non-inverting transceivers containing two sets of D-type registers for temporary storage of data flowing in either direction. Each byte has separate control inputs which can be shorted together for full 16-bit operation. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow

- Independent registers for A and B buses
- Separate controls for data flow in each direction
- Back-to-back registers for storage
- Multiplexed real-time and stored data transfers ■ Separate control logic for each byte
- Outputs source/sink 24 mA


**Connection Diagram** 

TTL-compatible inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description		
74ACT16543SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide		
74ACT16543MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.				

#### Logic Symbol



#### **Pin Descriptions**

Pin Names	Descriptions
OEAB <sub>n</sub>	A-to-B Output Enable Input (Active LOW)
OEBAn	B-to-A Output Enable Input (Active LOW)
CEAB <sub>n</sub>	A-to-B Enable Input (Active LOW)
CEBAn	B-to-A Enable Input (Active LOW)
LEAB <sub>n</sub>	A-to-B Latch Enable Input (Active LOW)
LEBAn	B-to-A Latch Enable Input (Active LOW)
A <sub>0</sub> -A <sub>15</sub>	A-to-B Data Inputs or
	B-to-A 3-STATE Outputs
B <sub>0</sub> -B <sub>15</sub>	B-to-A Data Inputs or
	A-to-B 3-STATE Outputs

				_
OEAB1 -	1	$\bigcirc$	56	- OEBA
LEAB	2		55	LEBA
CEAB,	3		54	- CEBA
	4		53	GND
GND —				
A <sub>0</sub> —	5		52	— в <sub>о</sub>
A1 -	6		51	— B <sub>1</sub>
v <sub>cc</sub> —	7		50	- v <sub>cc</sub>
A <sub>2</sub> —	8		49	— в <sub>2</sub>
A3 —	9		48	— В <sub>3</sub>
A <sub>4</sub> —	10		47	— В <sub>4</sub>
GND —	11		46	- GND
А <sub>5</sub> —	12		45	— В <sub>5</sub>
A <sub>6</sub> —	13		44	— в <sub>6</sub>
A <sub>7</sub> —	14		43	— B <sub>7</sub>
А <sub>8</sub> —	15		42	— В <sub>8</sub>
A <sub>9</sub> —	16		4 1	— В <sub>9</sub>
A <sub>10</sub> —	17		40	— B <sub>10</sub>
GND —	18		39	— GND
A <sub>11</sub> —	19		38	— B <sub>1 1</sub>
A <sub>12</sub> —	20		37	— B <sub>12</sub>
A <sub>13</sub> —	21		36	— B <sub>13</sub>
v <sub>cc</sub> —	22		35	- v <sub>cc</sub>
A14 -	23		34	— B <sub>1.4</sub>
A <sub>15</sub> —	24		33	— B <sub>15</sub>
GND —	25		32	- GND
CEAB <sub>2</sub> -	26		31	- CEBA <sub>2</sub>
LEAB2 -	27		30	- LEBA2
OEAB2 -	28		29	- OEBA2
-				· ·

FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS500301

#### **Functional Description**

The ACT16543 contains sixteen non-inverting transceivers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The following description applies to each byte. For data flow from A to B, for example, the A-to-B Enable (CEAB<sub>n</sub>) input must be LOW in order to enter data from A<sub>0</sub>–A<sub>15</sub> or take data from B<sub>0</sub>–B<sub>15</sub>, as indicated in the Data I/O Control Table. With CEAB<sub>n</sub> LOW, a LOW signal on the A-to-B Latch Enable (LEAB<sub>n</sub>) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB<sub>n</sub> and OEAB<sub>n</sub> both LOW, the 3-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the CEBA<sub>n</sub>, LEBA<sub>n</sub> and OEBA<sub>n</sub> inputs.

#### Data I/O Control Table

Inputs			Latch Status	Output	
CEAB <sub>n</sub>	LEAB <sub>n</sub>	OEAB <sub>n</sub>	(Byte n)	Buffers (Byte n)	
Н	Х	Х	Latched	High Z	
Х	Н	Х	Latched	—	
L	L	Х	Transparent	_	
х	Х	н	_	High Z	
L	х	L	—	Driving	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

A-to-B data flow shown; B-to-A flow control is the same, except using  $\overline{\text{CEBA}}_n, \overline{\text{LEBA}}_n$  and  $\overline{\text{OEBA}}_n$ 

#### Logic Diagrams Byte 1 Byte 2 (0:7) (8:15) DETAIL A × 7 DETAIL A x 7 OEBA OEBA CEAB OEAB -CEBA CEBA LEBA LEBA LEAB, LEAB<sub>2</sub>

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> ) DC Input Diode Current (I <sub>IK</sub> )	-0.5V to +7.0V
$V_{1} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to $V_{CC}$ + 0.5V
DC Output Source/Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin	±50 mA
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

## Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	

74ACT16543

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

Symbol	Parameter	V <sub>cc</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to}+85^{\circ}C$	Units	Conditions
		(V)	Typ Guaranteed Limits		Units	Conditions	
V <sub>IH</sub>	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
V <sub>IL</sub>	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V <sub>ОН</sub>	Minimum HIGH	4.5	4.49	4.4	4.4	V	L _ 50 A
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \ \mu A$
							$V_{IN} = V_{IL} or V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note
V <sub>OL</sub>	Maximum LOW	4.5	0.001	0.1	0.1	V	
	Output Voltage	5.5	0.001	0.1	0.1	v	$I_{OUT} = 50 \ \mu A$
							$V_{IN} = V_{IL} or V_{IH}$
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)
I <sub>OZT</sub>	Maximum I/O	5.5		±0.5	±5.0	μA	$V_I = V_{IL}, V_{IH}$
	Leakage Current	0.0		10.5	10.0	μΑ	$V_{O} = V_{CC}, GND$
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μA	$V_I = V_{CC},$
	Leakage Current	0.0		10.1	110	μ	GND
I <sub>сст</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I <sub>CC</sub>	Max Quiescent	5.5		8.0	80.0	μA	$V_{IN} = V_{CC}$
	Supply Current	0.0		0.0	00.0	μι	or GND
OLD	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65 V Max$
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min

#### **DC Electrical Characteristics**

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

# 74ACT16543

## **AC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub> (V)	T <sub>A</sub> = +25°C C₁ = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_1 = 50 \text{ pF}$		Units
		(Note 4)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay		3.8	5.9	8.3	3.0	9.0	
t <sub>PHL</sub>	Transparent Mode	5.0	3.5	5.5	7.9	2.6	8.5	ns
	A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>							
t <sub>PLH</sub>	Propagation Delay		4.7	6.9	9.8	3.4	10.8	
t <sub>PHL</sub>	LEBA <sub>n</sub> , LEAB <sub>n</sub>	5.0	3.9	6.3	9.0	3.1	9.8	ns
	to A <sub>n</sub> , B <sub>n</sub>							
t <sub>PZH</sub>	Output Enable Time		4.2	6.3	9.2	3.0	9.9	
t <sub>PZL</sub>	$\overline{OEBA}_n$ or $\overline{OEAB}_n$ to $A_n$ or $B_n$	5.0	4.9	7.3	10.3	3.6	10.3	ns
	CEBA <sub>n</sub> or CEAB <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub>							
t <sub>PHZ</sub>	Output Disable Time		2.8	5.2	8.0	2.1	8.3	
t <sub>PLZ</sub>	$\overline{OEBA}_n$ or $\overline{OEAB}_n$ to $A_n$ or $B_n$	5.0	2.6	5.0	7.6	2.0	8.1	ns
	$\overline{CEBA}_n$ or $\overline{CEAB}_n$ to $A_n$ or $B_n$							

Note 4: Voltage Range 5.0 is 5.0V  $\pm$  0.5V.


### **AC Operating Requirements**


Symbol	Parameter	V <sub>CC</sub> (V) (Note 5)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF Guaran	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$ teed Minimum	Units
t <sub>S</sub>	Setup Time, HIGH or LOW $A_n$ or $B_n$ to $\overline{LEBA}_n$ or $\overline{LEAB}_n$	5.0	3.0	3.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW A <sub>n</sub> or B <sub>n</sub> to $\overline{\text{LEBA}}_n$ or $\overline{\text{LEAB}}_n$	5.0	1.5	1.5	ns
t <sub>W</sub>	Latch Enable, B to A Pulse Width, LOW	5.0	4.0	4.0	ns

Note 5: Voltage Range 5.0 is  $5.0V\pm0.5V$ 

#### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C <sub>PD</sub>	Power Dissipation.Capacitance	95.0	pF	$V_{CC} = 5.0V$





74ACT16543 16-Bit Registered Transceiver with 3-STATE Outputs

www.fairchildsemi.com