
**HALOGEN FREE** 



Vishay Siliconix

# **Dual N-Channel 30 V (D-S) MOSFETs**

PRODU	CT SU	MMARY		
	V <sub>DS</sub> (V)	$R_{DS(on)}\left(\Omega\right)$	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)
Channel-1	30	0.0240 at V <sub>GS</sub> = 10 V	11	3.5 nC
Chamiler	30	$0.0320$ at $V_{GS} = 4.5 \text{ V}$	11	3.5 110
Channel-2	30	0.0110 at V <sub>GS</sub> = 10 V	28	6.8 nC
Onamilei-2	30	$0.0165$ at $V_{GS} = 4.5 \text{ V}$	28	0.0110




**Ordering Information:** SiZ300DT-T1-GE3 (Lead (Pb)-free and Halogen-free)

### **FEATURES**

- PowerPAIR Optimizes High-Side and Low-Side MOSFETs for Synchronous Buck Converters
- TrenchFET® Power Mosfets
- 100 %  $R_{\alpha}$  and UIS Tested
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

### **APPLICATIONS**

- Computing System Power
- Synchronous Buck Converter



Parameter	Symbol	Channel-1	Channel-2	Unit		
Drain-Source Voltage		V <sub>DS</sub>	30		V	
Gate-Source Voltage		V <sub>GS</sub>	± 20			
	T <sub>C</sub> = 25 °C		11 <sup>a</sup>	28 <sup>a</sup>		
Continuous Drain Current (T <sub>.1</sub> = 150 °C)	T <sub>C</sub> = 70 °C	l <sub>n</sub>	11 <sup>a</sup>	28 <sup>a</sup>	•	
Continuous Diain Current (1) = 130 C)	T <sub>A</sub> = 25 °C	ι <sub>D</sub>	9.8 <sup>b, c</sup>	14.9 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C	<b> </b>	7.8 <sup>b, c</sup>	11.9 <sup>b, c</sup>		
Pulsed Drain Current (t = 300 μs)	I <sub>DM</sub>	30	40	Α		
Continuous Source Drain Diode Current	T <sub>A</sub> = 25 °C	IS	11 <sup>a</sup>	26		
Continuous Source Diain Diode Current	T <sub>A</sub> = 25 °C	10	3.2 <sup>b, c</sup>	3.8 <sup>b, c</sup>		
Avalanche Current		I <sub>AS</sub>	12	15		
Single Pulse Avalanche Energy L = 0.1 mH		E <sub>AS</sub>	7	11	mJ	
	T <sub>C</sub> = 25 °C		16.7	31		
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	10.7	20	W	
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	י ט	3.7 <sup>b, c</sup>	4.2 <sup>b, c</sup>	l vv	
	T <sub>A</sub> = 70 °C		2.4 <sup>b, c</sup>	2.7 <sup>b, c</sup>		
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150		- °C		
Soldering Recommendations (Peak Temperature		260				

#### Notes:

- a. Package limited.
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.

Document Number: 67715 S12-1361-Rev. D, 11-Jun-12 For technical questions, contact: pmostechsupport@vishav.com

# Vishay Siliconix



THERMAL RESISTANCE RATINGS							
			Char	nel-1	Chan	nel-2	
Parameter		Symbol	Тур.	Max.	Тур.	Max.	Unit
Maximum Junction-to-Ambient <sup>a, b</sup>	t ≤ 10 s	R <sub>thJA</sub>	27	34	24	30	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	6	7.5	3.2	4	J/ VV

### Notes:

- a. Surface mounted on 1" x 1" FR4 board.
- b. Maximum under steady state conditions is 69 °C/W for channel-1 and 64 °C/W for channel-2.

<b>SPECIFICATIONS</b> ( $T_J = 25^{\circ}$				l				
Parameter	Symbol	Test Conditions		Min.	Тур.	Max.	Unit	
Static			1	1		1	1	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0$ , $I_D = 250 \mu A$	Ch-1	30			V	
	20	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30				
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{.1}$	I <sub>D</sub> = 250 μA	Ch-1		24			
	033	I <sub>D</sub> = 250 μA	Ch-2		30		mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA	Ch-1		- 4.1			
GS(III) remperatare desmoism		I <sub>D</sub> = 250 μA			- 5			
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \mu A$ Ch-1 1		1		2.4	V	
date Threshold Voltage	▼GS(th)	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-2	1		2.2	V	
Gate Source Leakage	lana	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch-1			± 100	nA	
Gate Source Leakage	l <sub>GSS</sub>	VDS - 0 V, VGS - 1 20 V	Ch-2			± 100		
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			1		
Zara Cata Valtaga Drain Current		V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V	Ch-2			1		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$				5	μΑ	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-2			5		
On-State Drain Current <sup>b</sup>		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	10			1.	
	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	10			A	
Drain-Source On-State Resistance <sup>b</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 9.8 A	Ch-1		0.0200	0.0240	Ω	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A	Ch-2		0.0090	0.0110		
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 8.5 A	Ch-1		0.0265	0.0320		
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 12 A	Ch-2		0.0135	0.0165	mV/°C V nA μA	
		V <sub>DS</sub> = 15 V, I <sub>D</sub> = 9.8 A	Ch-1		30		_	
Forward Transconductance <sup>b</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A	Ch-2		30		S	
Dynamic <sup>a</sup>	l	20 / 2	1	l		1		
	1 _ 1		Ch-1		400			
Input Capacitance	C <sub>iss</sub>	Channel-1	Ch-2		730		1	
		$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		125		_	
Output Capacitance	C <sub>oss</sub>	Channel-2	Ch-2		155		pF	
		V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz	Ch-1		25			
Reverse Transfer Capacitance	C <sub>rss</sub>	VDS = 10 V, VGS = 0 V, 1 = 1 WH 12	Ch-2		65			
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 9.8 \text{ A}$	Ch-1		7.4	12	<del>                                     </del>	
	_	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A	Ch-2		14.2	22		
Total Gate Charge	Qg	D3 - 7 G3 - 7 D -	Ch-1		3.5	5.3	nC	
		Channel-1	Ch-2		6.8	11		
	+ -	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 9.8 \text{ A}$	Ch-1		1.5			
Gate-Source Charge	$Q_{gs}$	Observation 1.0	Ch-2		2.2			
	Q <sub>gd</sub>	Channel-2	Ch-1		1.1			
Gate-Drain Charge		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 15 \text{ A}$			2.3		-	
	+ +	+		0.5	2.6	5.2		
Gate Resistance	$R_{g}$	f = 1 MHz	Ch-1 Ch-2	0.5	2.6	5.2	Ω	
			011-2	0.5	2.0	٥.۷	<u> </u>	

### Notes:

- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.



# Vishay Siliconix

SPECIFICATIONS (T <sub>J</sub> = 25 °C, unless otherwise noted)         Parameter       Symbol       Test Conditions       Min.       Typ.       Max.       Unit										
	Зупівої	lest Collutions		IVIIII.	Typ.	wax.	Offic			
Dynamic <sup>a</sup>			·	1						
Turn-On Delay Time	t <sub>d(on)</sub>	Channel-1	Ch-1		25	50				
<u> </u>	, ,	$V_{DD} = 15 \text{ V}, R_L = 1.9 \Omega$	Ch-2		25	50				
Rise Time	t <sub>r</sub>	$I_D \cong 8 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_a = 1 \Omega$	Ch-1		45	90				
		g 32.1	Ch-2		80	160				
Turn-Off Delay Time	t <sub>d(off)</sub>	Channel-2	Ch-1		10	20 40				
		$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-2 Ch-1		20 10	20				
Fall Time	t <sub>f</sub>	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2		40	80	ns			
			Ch-1		5	10				
Turn-On Delay Time	t <sub>d(on)</sub>	Channel-1	Ch-2		5	10				
		$V_{DD} = 15 \text{ V}, R_{L} = 1.9 \Omega$	Ch-1		10	20				
Rise Time $t_r I_D \cong 8 A, V$		$I_D \cong 8 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2		20	40				
		<del>-</del>    -			10	20				
turn-Off Delay Time $t_{d(off)}$ Channel-2 $V_{DD} = 15 \text{ V}, \text{ R}_{L} = 1.5 \Omega$		Ch-1 Ch-2		15	30	İ				
		$I_{D} \cong 10 \text{ A, } V_{GEN} = 10 \text{ V, } R_{q} = 1 \Omega$	Ch-1		7	15				
Fall Time	t <sub>f</sub>	10 = 10 71, *GEN = 10 *, * *.g = 122	Ch-2		10	20				
Drain-Source Body Diode Characteristic	cs		L	l	l	L				
Continuous Course Brain Binds Coursest	l-	T <sub>C</sub> = 25 °C	Ch-1			11				
Continuous Source-Drain Diode Current	I <sub>S</sub>	1 <sub>C</sub> = 25 C	Ch-2			26	^			
Dulas Diada Farriard Commant <sup>8</sup>	la		Ch-1			30	A			
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>		Ch-2			40				
Pady Diada Valtaga	V	$I_S = 8 A, V_{GS} = 0 V$	Ch-1		0.84	1.2	V			
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 10 A, V <sub>GS</sub> = 0 V	Ch-2		0.82	1.2	\ \ \			
Park Diada Davarra Davarra Tima	+		Ch-1		17	35				
Body Diode Reverse Recovery Time	t <sub>rr</sub>		Ch-2		20	40	ns			
De de Die de Decembre Decembre Observe	Q <sub>rr</sub>	Channel-1	Ch-1		9	20	200			
Body Diode Reverse Recovery Charge		$I_F = 8 \text{ A, dI/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 ^{\circ}\text{C}$	Ch-2		14	30	nC			
Reverse Recovery Fall Time	t_	Channel-2	Ch-1		9.5					
Tieverse riecovery rail rillie	t <sub>a</sub>	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2		12.5		ns			
Reverse Recovery Rise Time	t <sub>b</sub>	_	Ch-1		7.5		113			
Tieverse riceovery riise riiile			Ch-2		7.5					

### Notes:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.


b. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.

# Vishay Siliconix


### CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)








On-Resistance vs. Drain Current




16 Ip - Drain Current (A) 12  $T_C = 25$ °C 8 4 °C 0 0.0 0.5 1.0 1.5 3.5 2.0 2.5 3.0 V<sub>GS</sub> - Gate-to-Source Voltage (V)

**Transfer Characteristics** 




Capacitance




On-Resistance vs. Junction Temperature




### CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






### Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage




### **Threshold Voltage**


Single Pulse Power



# Vishay Siliconix

## CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)}$  = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




### Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

# Vishay Siliconix


### CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### **Output Characteristics**




### On-Resistance vs. Drain Current




**Gate Charge** 



### **Transfer Characteristics**




### Capacitance




On-Resistance vs. Junction Temperature




### CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






### Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage




### **Threshold Voltage**


Single Pulse Power



# Vishay Siliconix

## CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)}$  = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



### Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?67715.



# PowerPAIR® 3 x 3 Case Outline




		MILLIMETERS		INCHES				
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.80	0.028	0.030	0.031		
A1	0.00		0.05	0.000		0.002		
b	0.35	0.40	0.45	0.014	0.016	0.018		
b1	0.20	0.25	0.38	0.008	0.010	0.015		
С	0.18	0.20	0.23	0.007	0.008	0.009		
D	2.90	3.00	3.10	0.114	0.118	0.122		
D2	2.35	2.40	2.45	0.093	0.094	0.096		
Е	2.90	3.00	3.10	0.114	0.118	0.122		
E1	0.94	0.99	1.04	0.037	0.039	0.041		
E2	0.47	0.52	0.57	0.019	0.020	0.022		
е		0.65 BSC		0.026 BSC				
K		0.25 typ.			0.010 typ.			
K1		0.35 typ.			0.014 typ.			
K2	0.30 typ.				0.012 typ.			
L	0.27	0.32	0.37	0.011	0.013	0.015		

DWG: 5998



### **RECOMMENDED MINIMUM PAD FOR PowerPAIR® 3 x 3**



Recommended PAD for PowerPAIR 3 x 3

Dimensions in millimeters (inches)

Keep-Out 3.5 mm x 3.5 mm for non terminating traces



## **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.