

CSD86350Q5D Synchronous Buck NexFET™ Power Block

1 Features

- Half-Bridge Power Block
- 90% System Efficiency at 25 A
- Up to 40-A Operation
- High-Frequency Operation (up to 1.5 MHz)
- High-Density SON 5-mm × 6-mm Footprint
- Optimized for 5-V Gate Drive
- Low-Switching Losses
- Ultra-Low Inductance Package
- RoHS Compliant
- Halogen Free
- Lead-Free Terminal Plating


2 Applications

- Synchronous Buck Converters
 - High-Frequency Applications
 - High-Current, Low-Duty Cycle Applications
- Multiphase Synchronous Buck Converters
- POL DC-DC Converters
- IMVP, VRM, and VRD Applications

3 Description

The CSD86350Q5D NexFET™ power block is an optimized design for synchronous buck applications offering high-current, high-efficiency, and high-frequency capability in a small 5-mm × 6-mm outline. Optimized for 5-V gate drive applications, this product offers a flexible solution capable of offering a high-density power supply when paired with any 5-V gate drive from an external controller/driver.

Top View




P0116-01

Device Information⁽¹⁾

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD86350Q5D	13-Inch Reel	2500	SON	Tape and Reel
CSD86350Q5DT	7-Inch Reel	250	5.00-mm × 6.00-mm Plastic Package	Tape and Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Circuit



S0474-01

Typical Power Block Efficiency and Power Loss



G029



Table of Contents

1 Features	1	7 Layout	16
2 Applications	1	7.1 Layout Guidelines	16
3 Description	1	7.2 Layout Example	17
4 Revision History	2	8 Device and Documentation Support	18
5 Specifications	4	8.1 Documentation Support	18
5.1 Absolute Maximum Ratings	4	8.2 Receiving Notification of Documentation Updates ..	18
5.2 Recommended Operating Conditions	4	8.3 Community Resources	18
5.3 Thermal Information	4	8.4 Trademarks	18
5.4 Power Block Performance	4	8.5 Glossary	18
5.5 Electrical Characteristics	5	9 Mechanical, Packaging, and Orderable	
5.6 Typical Power Block Device Characteristics	6	Information	19
5.7 Typical Power Block MOSFET Characteristics	8	9.1 Q5D Package Dimensions	19
6 Application and Implementation	11	9.2 Land Pattern Recommendation	20
6.1 Application Information	11	9.3 Stencil Recommendation	20
		9.4 Q5D Tape and Reel Information	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (October 2011) to Revision F	Page
• Added small reel option	1
• Added footnote for pulsed current rating	4
• Changed <i>Recommended PCB Design Overview</i> section to <i>Layout</i> section	16
• Added <i>Device and Documentation Support</i> section	18
• Changed <i>MECHANICAL DATA</i> section to <i>Mechanical, Packaging, and Orderable Information</i> section	19

Changes from Revision D (September 2011) to Revision E	Page
• Changed "DIM a" Millimeter Max value From: 1.55 To: 1.5 and Inches Max value From: 0.061 To: 0.059	19

Changes from Revision C (November 2010) to Revision D	Page
• Replace $R_{DS(on)}$ with $Z_{DS(on)}$	5
• Added <i>Equivalent System Performance</i> section	11
• Added Electrical Performance bullet	16

Changes from Revision B (September 2010) to Revision C	Page
• Added the <i>Stencil Recommendation</i> illustration	20

Changes from Revision A (May 2010) to Revision B	Page
• Updated Figure 6	6
• Updated Figure 7	6
• Updated Figure 8	6
• Updated Figure 9	6

Changes from Original (May 2010) to Revision A**Page**

-
- Changed graph title From: TYPICAL EFFICIENCY vs POWER LOSS To: TYPICAL POWER BLOCK EFFICIENCY and POWER LOSS 1
 - Updated the [Land Pattern Recommendation](#) illustration 20
-

5 Specifications

5.1 Absolute Maximum Ratings

 $T_A = 25^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	V_{IN} to P_{GND}	-0.8	25	V
	T_G to T_{GR}	-8	10	
	B_G to P_{GND}	-8	10	
Pulsed current rating, I_{DM} ⁽²⁾			120	A
Power dissipation, P_D			13	W
Avalanche energy, E_{AS}	Sync FET, $I_D = 100$ A, $L = 0.1$ mH		500	mJ
	Control FET, $I_D = 58$ A, $L = 0.1$ mH		168	
Operating junction, T_J		-55	150	$^\circ\text{C}$
Storage temperature, T_{STG}		-55	150	$^\circ\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Pulse duration ≤ 50 μs , duty cycle $\leq 1\%$.

5.2 Recommended Operating Conditions

 $T_A = 25^\circ$ (unless otherwise noted)

		MIN	MAX	UNIT
V_{GS}	Gate drive voltage	4.5	8	V
V_{IN}	Input supply voltage		22	V
f_{SW}	Switching frequency	200	1500	kHz
	Operating current		40	
T_J	Operating temperature		125	$^\circ\text{C}$

5.3 Thermal Information

 $T_A = 25^\circ\text{C}$ (unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (min Cu) ⁽¹⁾⁽²⁾			102	$^\circ\text{C}/\text{W}$
	Junction-to-ambient thermal resistance (max Cu) ⁽¹⁾⁽²⁾			50	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Junction-to-case thermal resistance (top of package) ⁽²⁾			20	$^\circ\text{C}/\text{W}$
	Junction-to-case thermal resistance (P_{GND} pin) ⁽²⁾			2	$^\circ\text{C}/\text{W}$

- (1) Device mounted on FR4 material with 1-in² (6.45-cm²) Cu.
- (2) $R_{\theta JC}$ is determined with the device mounted on a 1-in² (6.45-cm²), 2 oz (0.071-mm) thick Cu pad on a 1.5-in \times 1.5-in (3.81-cm \times 3.81-cm), 0.06-in (1.52-mm) thick FR4 board. $R_{\theta JC}$ is specified by design while $R_{\theta JA}$ is determined by the user's board design.

5.4 Power Block Performance

 $T_A = 25^\circ$ (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
P_{LOSS}	Power loss ⁽¹⁾	$V_{IN} = 12$ V, $V_{GS} = 5$ V, $V_{OUT} = 1.3$ V, $I_{OUT} = 25$ A, $f_{SW} = 500$ kHz, $L_{OUT} = 0.3$ μH , $T_J = 25^\circ\text{C}$		2.8		W
I_{QVIN}	V_{IN} quiescent current	T_G to $T_{GR} = 0$ V B_G to $P_{GND} = 0$ V		10		μA


- (1) Measurement made with six 10- μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins and using a high-current 5-V driver IC.

5.5 Electrical Characteristics


 $T_A = 25^\circ\text{C}$ (unless otherwise stated)

PARAMETER	TEST CONDITIONS	Q1 Control FET			Q2 Sync FET			UNIT			
		MIN	TYP	MAX	MIN	TYP	MAX				
STATIC CHARACTERISTICS											
BV_{DSS}	Drain-to-source voltage	$V_{GS} = 0\text{ V}, I_{DS} = 250\ \mu\text{A}$			25			V			
I_{DSS}	Drain-to-source leakage current	$V_{GS} = 0\text{ V}, V_{DS} = 20\text{ V}$			1			μA			
I_{GSS}	Gate-to-source leakage current	$V_{DS} = 0\text{ V}, V_{GS} = +10 / -8\text{ V}$			100			nA			
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = 250\ \mu\text{A}$			0.9	1.4	2.1	0.9	1.1	1.6	V
$Z_{DS(on)}$	Drain-to-source on impedance	$V_{IN} = 12\text{ V}, V_{DD} = 5\text{ V}, V_{OUT} = 1.3\text{ V}, I_{OUT} = 25\text{ A}, f_{SW} = 500\text{ kHz}, L_{OUT} = 0.3\ \mu\text{H}$			5			1.1		m Ω	
g_{fs}	Transconductance	$V_{DS} = 10\text{ V}, I_{DS} = 20\text{ A}$			103			132		S	
DYNAMIC CHARACTERISTICS											
C_{ISS}	Input capacitance ⁽¹⁾	$V_{GS} = 0\text{ V}, V_{DS} = 12.5\text{ V}, f = 1\text{ MHz}$			1440	1870	3080		4000	pF	
C_{OSS}	Output capacitance ⁽¹⁾				645	840	1550		2015	pF	
C_{RSS}	Reverse transfer capacitance ⁽¹⁾				22	29	45		59	pF	
R_G	Series gate resistance ⁽¹⁾				1.4	2.8	1.4		2.8	Ω	
Q_g	Gate charge total (4.5 V) ⁽¹⁾	$V_{DS} = 12.5\text{ V}, I_{DS} = 20\text{ A}$			8.2	10.7	19.4		25	nC	
Q_{gd}	Gate charge – gate-to-drain				1		2.5		nC		
Q_{gs}	Gate charge – gate-to-source				3.2		5.1		nC		
$Q_{g(th)}$	Gate charge at V_{th}				1.9		2.8		nC		
Q_{OSS}	Output charge				$V_{DS} = 12\text{ V}, V_{GS} = 0\text{ V}$			9.9		28	
$t_{d(on)}$	Turnon delay time	$V_{DS} = 12.5\text{ V}, V_{GS} = 4.5\text{ V}, I_{DS} = 20\text{ A}, R_G = 2\ \Omega$			8		9		ns		
t_r	Rise time				21		23		ns		
$t_{d(off)}$	Turnoff delay time				9		24		ns		
t_f	Fall time				2.3		21		ns		
DIODE CHARACTERISTICS											
V_{SD}	Diode forward voltage	$I_{DS} = 20\text{ A}, V_{GS} = 0\text{ V}$			0.85	1	0.77		1	V	
Q_{rr}	Reverse recovery charge	$V_{dd} = 12\text{ V}, I_F = 20\text{ A}, di/dt = 300\text{ A}/\mu\text{s}$			16		40		nC		
t_{rr}	Reverse recovery time				22		32		ns		

(1) Specified by design.




Max $R_{\theta JA} = 50^\circ\text{C}/\text{W}$
 when mounted on 1-in²
 (6.45-cm²) of 2-oz
 (0.071-mm) thick Cu.



Max $R_{\theta JA} = 102^\circ\text{C}/\text{W}$
 when mounted on
 minimum pad area of
 2-oz (0.071-mm) thick
 Cu.

5.6 Typical Power Block Device Characteristics


T_J = 125°C, unless stated otherwise.



(1) The Typical Power Block System Characteristic curves are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 1-oz copper thickness. See [Application and Implementation](#) for detailed explanation.

Typical Power Block Device Characteristics (continued)

T_J = 125°C, unless stated otherwise.



5.7 Typical Power Block MOSFET Characteristics

$T_A = 25^\circ\text{C}$, unless stated otherwise.




Figure 10. Control MOSFET Saturation




Figure 11. Sync MOSFET Saturation




Figure 12. Control MOSFET Transfer




Figure 13. Sync MOSFET Transfer




Figure 14. Control MOSFET Gate Charge




Figure 15. Sync MOSFET Gate Charge

Typical Power Block MOSFET Characteristics (continued)

T_A = 25°C, unless stated otherwise.




Figure 16. Control MOSFET Capacitance




Figure 17. Sync MOSFET Capacitance




Figure 18. Control MOSFET V_{GS(th)}




Figure 19. Sync MOSFET V_{GS(th)}




Figure 20. Control MOSFET R_{DS(on)} vs V_{GS}










Figure 21. Sync MOSFET R_{DS(on)} vs V_{GS}

Typical Power Block MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$, unless stated otherwise.



6 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

6.1 Application Information

6.1.1 Equivalent System Performance

Many of today's high-performance computing systems require low-power consumption in an effort to reduce system operating temperatures and improve overall system efficiency. This has created a major emphasis on improving the conversion efficiency of today's synchronous buck topology. In particular, there has been an emphasis in improving the performance of the critical power semiconductor in the power stage of this application (see Figure 28). As such, optimization of the power semiconductors in these applications, needs to go beyond simply reducing $R_{DS(ON)}$.




Figure 28. Equivalent System Schematic

The CSD86350Q5D is part of TI's power block product family which is a highly optimized product for use in a synchronous buck topology requiring high-current, high-efficiency, and high-frequency. It incorporates TI's latest generation silicon which has been optimized for switching performance, as well as minimizing losses associated with Q_{GD} , Q_{GS} , and Q_{RR} . Furthermore, TI's patented packaging technology has minimized losses by nearly eliminating parasitic elements between the control FET and sync FET connections (see Figure 29). A key challenge solved by TI's patented packaging technology is the system-level impact of Common Source Inductance (CSI). CSI greatly impedes the switching characteristics of any MOSFET which in turn increases switching losses and reduces system efficiency. As a result, the effects of CSI need to be considered during the MOSFET selection process. In addition, standard MOSFET switching loss equations used to predict system efficiency need to be modified in order to account for the effects of CSI. Further details behind the effects of CSI and modification of switching loss equations are outlined in [Power Loss Calculation With Common Source Inductance Consideration for Synchronous Buck Converters](#) (SLPA009).

Application Information (continued)




Figure 29. Elimination of Parasitic Inductances

The combination of TI's latest generation silicon and optimized packaging technology has created a benchmarking solution that outperforms industry standard MOSFET chipsets of similar $R_{DS(ON)}$ and MOSFET chipsets with lower $R_{DS(ON)}$. Figure 30 and Figure 31 compare the efficiency and power loss performance of the CSD86350Q5D versus industry standard MOSFET chipsets commonly used in this type of application. This comparison purely focuses on the efficiency and generated loss of the power semiconductors only. The performance of CSD86350Q5D clearly highlights the importance of considering the effective AC on-impedance ($Z_{DS(ON)}$) during the MOSFET selection process of any new design. Simply normalizing to traditional MOSFET $R_{DS(ON)}$ specifications is not an indicator of the actual in-circuit performance when using TI's power block technology.




Figure 30. Efficiency




Figure 31. Power Loss

Application Information (continued)

Table 1 below compares the traditional DC measured $R_{DS(ON)}$ of CSD86350Q5D versus its $Z_{DS(ON)}$. This comparison takes into account the improved efficiency associated with TI's patented packaging technology. As such, when comparing TI's power block products to individually packaged discrete MOSFETs or dual MOSFETs in a standard package, the in-circuit switching performance of the solution must be considered. In this example, individually packaged discrete MOSFETs or dual MOSFETs in a standard package would need to have DC measured $R_{DS(ON)}$ values that are equivalent to CSD86350Q5D's $Z_{DS(ON)}$ value in order to have the same efficiency performance at full load. Mid to light-load efficiency will still be lower with individually packaged discrete MOSFETs or dual MOSFETs in a standard package.

Table 1. Comparison of $R_{DS(ON)}$ vs. $Z_{DS(ON)}$

PARAMETER	HS		LS	
	TYP	MAX	TYP	MAX
Effective AC on-impedance ($Z_{DS(ON)}$), $V_{GS} = 5\text{ V}$	5	—	1.1	—
DC measured $R_{DS(ON)}$, $V_{GS} = 4.5\text{ V}$	5	6.6	2	2.7

The CSD86350Q5D NexFET™ power block is an optimized design for synchronous buck applications using 5-V gate drive. The control FET and sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a new rating method is needed which is tailored towards a more systems-centric environment. System-level performance curves such as power loss, Safe Operating Area (SOA), and normalized graphs allow engineers to predict the product performance in the actual application.

6.1.2 Power Loss Curves

MOSFET centric parameters such as $R_{DS(ON)}$ and Q_{gd} are needed to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. **Figure 1** plots the power loss of the CSD86350Q5D as a function of load current. This curve is measured by configuring and running the CSD86350Q5D as it would be in the final application (see **Figure 32**). The measured power loss is the CSD86350Q5D loss and consists of both input conversion loss and gate drive loss. **Equation 1** is used to generate the power loss curve.

$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW_AVG} \times I_{OUT}) = \text{Power Loss} \quad (1)$$


The power loss curve in **Figure 1** is measured at the maximum recommended junction temperatures of 125°C under isothermal test conditions.

6.1.3 Safe Operating Area (SOA) Curves

The SOA curves in the CSD86350Q5D data sheet provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. **Figure 3** to **Figure 5** outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (T) and 6 copper layers of 1-oz copper thickness.

6.1.4 Normalized Curves

The normalized curves in the CSD86350Q5D data sheet provides guidance on the power loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the power loss curve and the change in temperature is subtracted from the SOA curve.



S0475-01

Figure 32. Typical Application

6.1.5 Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see [Design Example](#)). Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure will outline the steps the user should take to predict product performance for any set of system conditions.

6.1.5.1 Design Example

Operating Conditions:

- Output Current = 25 A
- Input Voltage = 7 V
- Output Voltage = 1 V
- Switching Frequency = 800 kHz
- Inductor = 0.2 μ H

6.1.5.2 Calculating Power Loss

- Power loss at 25 A = 3.5 W ([Figure 1](#))
- Normalized power loss for input voltage ≈ 1.07 ([Figure 7](#))
- Normalized power loss for output voltage ≈ 0.95 ([Figure 8](#))
- Normalized power loss for switching frequency ≈ 1.11 ([Figure 6](#))
- Normalized power loss for output inductor ≈ 1.07 ([Figure 9](#))
- **Final calculated power loss = $3.5 \text{ W} \times 1.07 \times 0.95 \times 1.11 \times 1.07 \approx 4.23 \text{ W}$**

6.1.5.3 Calculating SOA Adjustments

- SOA adjustment for input voltage $\approx 2^\circ\text{C}$ ([Figure 7](#))
- SOA adjustment for output voltage $\approx -1.3^\circ\text{C}$ ([Figure 8](#))
- SOA adjustment for switching frequency $\approx 2.8^\circ\text{C}$ ([Figure 6](#))
- SOA adjustment for output inductor $\approx 1.6^\circ\text{C}$ ([Figure 9](#))
- **Final calculated SOA adjustment = $2 + (-1.3) + 2.8 + 1.6 \approx 5.1^\circ\text{C}$**

In the design example above, the estimated power loss of the CSD86350Q5D would increase to 4.23 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 5.1°C. [Figure 33](#) graphically shows how the SOA curve would be adjusted accordingly.

1. Start by drawing a horizontal line from the application current to the SOA curve.
2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.

3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 5.1°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.




Figure 33. Power Block SOA

7 Layout

7.1 Layout Guidelines

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. A brief description on how to address each parameter is provided.

7.1.1 Electrical Performance

The power block has the ability to switch voltages at rates greater than 10 kV/μs. Special care must be then taken with the PCB layout design and placement of the input capacitors, driver IC, and output inductor.

- The placement of the input capacitors relative to the power block's VIN and PGND pins should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the VIN and PGND pins (see [Figure 34](#)). The example in [Figure 34](#) uses 6 × 10-μF ceramic capacitors (TDK part C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the power block, C5, C7, C19, and C8 should follow in order.
- The driver IC should be placed relatively close to the power block gate pins. T_G and B_G should connect to the outputs of the driver IC. The T_{GR} pin serves as the return path of the high-side gate drive circuitry and should be connected to the phase pin of the IC (sometimes called LX, LL, SW, PH, etc.). The bootstrap capacitor for the driver IC will also connect to this pin.
- The switching node of the output inductor should be placed relatively close to the power block VSW pins. Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. In the event the switch node waveform exhibits ringing that reaches undesirable levels, the use of a boost resistor or RC snubber can be an effective way to easily reduce the peak ring level. The recommended boost resistor value will range between 1 Ω to 4.7 Ω depending on the output characteristics of driver IC used in conjunction with the power block. The RC snubber values can range from 0.5 Ω to 2.2 Ω for the R and 330 pF to 2200 pF for the C. Please refer to [Snubber Circuits: Theory, Design and Application](#) (SLUP100) for more details on how to properly tune the RC snubber values. The RC snubber should be placed as close as possible to the VSW node and PGND see [Figure 34](#).⁽¹⁾

7.1.2 Thermal Performance

The power block has the ability to utilize the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in [Figure 34](#) uses vias with a 10-mil drill hole and a 16-mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

(1) Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla

7.2 Layout Example




Figure 34. Recommended PCB Layout (Top Down View)

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation see the following:

- [Power Loss Calculation With Common Source Inductance Consideration for Synchronous Buck Converters \(SLPA009\)](#)
- [Snubber Circuits: Theory, Design and Application \(SLUP100\)](#)

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.4 Trademarks

NexFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

8.5 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


9.1 Q5D Package Dimensions



M0187-01

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
a	1.40	1.5	0.055	0.059
b	0.360	0.460	0.014	0.018
c	0.150	0.250	0.006	0.010
c1	0.150	0.250	0.006	0.010
d	1.630	1.730	0.064	0.068
d1	0.280	0.380	0.011	0.015
d2	0.200	0.300	0.008	0.012
d3	0.291	0.391	0.012	0.015
D1	4.900	5.100	0.193	0.201
D2	4.269	4.369	0.168	0.172
E	4.900	5.100	0.193	0.201
E1	5.900	6.100	0.232	0.240
E2	3.106	3.206	0.122	0.126
e	1.27 TYP		0.050 TYP	
f	0.396	0.496	0.016	0.020
L	0.510	0.710	0.020	0.028
θ	0.00	—	—	—
K	0.812 TYP		0.032 TYP	


9.2 Land Pattern Recommendation



M0188-01

NOTE: Dimensions are in mm (inches).

9.3 Stencil Recommendation




M0208-01

NOTE: Dimensions are in mm (inches).

For recommended circuit layout for PCB designs, see [Reducing Ringing Through PCB Layout Techniques \(SLPA005\)](#).

9.4 Q5D Tape and Reel Information



A0 = 5.30 ± 0.10
 B0 = 6.50 ± 0.10
 K0 = 1.90 ± 0.10

M0191-01

- NOTES: 1. 10-sprocket hole-pitch cumulative tolerance ± 0.2 .
2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
3. Material: black static-dissipative polystyrene.
4. All dimensions are in mm, unless otherwise specified.
5. Thickness: 0.30 ± 0.05 mm.
6. MSL1 260°C (IR and convection) PbF reflow compatible.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD86350Q5D	LSON-CLIP	DQY	8	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q2
CSD86350Q5DT	LSON-CLIP	DQY	8	250	180.0	12.4	5.3	6.3	1.8	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD86350Q5D	LSON-CLIP	DQY	8	2500	346.0	346.0	33.0
CSD86350Q5DT	LSON-CLIP	DQY	8	250	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated