
- Single-Supply Operation: Input Voltage Range Extends to Ground, and Output Swings to Ground While Sinking Current
- Input Offset Voltage 300  $\mu\text{V}$  Max at 25°C for LT1014
- Offset Voltage Temperature Coefficient 2.5 μV/°C Max for LT1014
- Input Offset Current 1.5 nA Max at 25°C for LT1014
- High Gain 1.2 V/μV Min (R<sub>L</sub> = 2 kΩ), 0.5 V/μV Min (R<sub>L</sub> = 600 Ω) for LT1014
- Low Supply Current 2.2 mA Max at 25°C for LT 1014
- Low Peak-to-Peak Noise Voltage 0.55 μV Typ
- Low Current Noise 0.07 pA/ $\sqrt{\text{Hz}}$  Typ

#### description

The LT1014, LT1014A, and LT1014D are quad precision operational amplifiers with 14-pin industry-standard configuration. They feature low offset-voltage temperature coefficient, high gain, low supply current, and low noise.

The LT1014, LT1014A, and LT1014D can be operated with both dual  $\pm$ 15-V and single 5-V power supplies. The common-mode input voltage range includes ground, and the output voltage can also swing to within a few milivolts of ground. Crossover distortion is eliminated.

The LT1014C and LT1014D are characterized for operation from 0°C to 70°C. The LT1014I and LT1014DI are characterized for operation from  $-40^{\circ}$ C to 105°C. The LT1014M, LT1014AM and LT1014DM are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C.



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2009, Texas Instruments Incorporated

SLOS039D - JULY 1989 - REVISED AUGUST 2009

#### **AVAILABLE OPTIONS<sup>†</sup>** PACKAGED DEVICES<sup>‡</sup> V<sub>IO</sub> max CERAMIC CHIP PLASTIC SMALL TA AT 25°C OUTLINE CARRIER DIP DIP (DW)§ (FK) (N) (J) 300 µV LT1014CN 0°C to 70°C LT1014DDW 800 μV \_ \_ LT1014DN 300 µV LT1014IN \_\_\_\_ \_\_\_\_ -40°C to 105°C 800 µV LT1014DIDW LT1014DIN 180 µV LT1014AMFK LT1014AMJ \_ –55°C to 125°C 300 µV LT1014MFK LT1014MJ LT1014MN LT1014DMDW 800 μV LT1014DMN

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


<sup>‡</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

<sup>§</sup> The DW package is available taped and reeled. Add the suffix R to the device type (e.g., LT1014DDWR).



SLOS039D - JULY 1989 - REVISED AUGUST 2009

#### schematic (each amplifier)





#### SLOS039D - JULY 1989 - REVISED AUGUST 2009

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage (see Note 1): V <sub>CC+</sub>	22 V
V <sub>CC-</sub>	–22 V
Differential input voltage (see Note 2)	±30 V
Input voltage range, V <sub>I</sub> (any input) (see Note 1)	$\dots \dots V_{CC-} - 5 V$ to $V_{CC+}$
Duration of short-circuit current at (or below) $T_A = 25^{\circ}C$ (see Note 3)	Unlimited
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : LT1014C, LT1014D	–0°C to 70°C
LT1014I, LT1014DI	–40°C to 105°C
LT1014M, LT1014AM, LT1014DM .	–55°C to 125°C
Case temperature for 60 seconds: FK package	260°C
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.

2. Differential voltages are at the noninverting input with respect to the inverting input.

3. The output may be shorted to either supply.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 105°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
DW	1025 mV	8.2 mW/°C	656 mW	369 mW	205 mW
FK	1375 mV	11.0 mW/°C	880 mW	495 mW	275 mW
J	1375 mV	11.0 mW/°C	880 mW	495 mW	275 mW
Ν	1150 mV	9.2 mW/°C	736 mW	414 mW	230 mW



SLOS039D - JULY 1989 - REVISED AUGUST 2009

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V, $V_{IC} = 0$ (unless otherwise	Э
noted)	

	DADAMETED	TEAT CONDITIONS			_T1014C			LT1014D		LINUT
	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	МАХ	UNIT
	have the first such as	<b>D</b> 50.0	25°C		60	300		200	800	
V <sub>IO</sub>	Input offset voltage	R <sub>S</sub> = 50 Ω	Full range			550			1000	μV
$\alpha_{V_{\text{IO}}}$	Temperature coeficient of input offset voltage		Full range		0.4	2.5		0.7	5	μV/°C
	Long-term drift of input offset voltage		25°C		0.5			0.5		μV/m
	Input offect ourrent		25°C		0.15	1.5		0.15	1.5	~ ^
I <sub>IO</sub>	Input offset current		Full range			2.8			2.8	nA
l	Input bias current		25°C		-12	-30		-12	-30	nA
I <sub>IB</sub>	Input bias current		Full range			-38			-38	ПА
V <sub>ICR</sub>	Common-mode		25°C	-15 to 13.5	–15.3 to 13.8		-15 to 13.5	–15.3 to 13.8		v
	liiput voltage lange		Full range	-15 to 13			–15 to 13			
Varia	Maximum peak output	$R_L = 2 k\Omega$	25°C	±12.5	±14		±12.5	±14		v
V <sub>OM</sub>	voltage swing		Full range	±12			±12			v
	Large-signal differential	$V_{O}=\pm 10~V,\qquad R_{L}=600~\Omega$	25°C	0.5	2		0.5	2		
A <sub>VD</sub>	voltage amplification	$V_{\Omega} = \pm 10 \text{ V},  R_{L} = 2 \text{ k}\Omega$	25°C	1.2	8		1.2	8		V/μV
	0		Full range	0.7			0.7			
CMRR	Common-mode	$V_{IC} = -15 \text{ V}$ to 13.5 V	25°C	97	117		97	117		dB
	rejection ratio	$V_{IC} = -15 \text{ V}$ to 13 V	Full range	94			94			40
т.	Supply-voltage		25°C	100	117		100	117		-10
k <sub>SVR</sub>	rejection ratio (ΔV <sub>CC</sub> /ΔV <sub>IO</sub> )	$V_{CC\pm} = \pm 2 V \text{ to } \pm 18 V$	Full range	97			97			dB
	Channel separation	$V_{O} = \pm 10 \text{ V}, \qquad R_{L} = 2 \text{ k}\Omega$	25°C	120	137		120	137		dB
r <sub>id</sub>	Differential input resistance		25°C	70	300		70	300		MΩ
r <sub>ic</sub>	Common-mode input resistance		25°C		4			4		GΩ
I <sub>CC</sub>	Supply current		25°C		0.35	0.55		0.35	0.55	mA
.00	per amplifier		Full range			0.6			0.6	

<sup>†</sup> Full range is 0°C to 70°C. <sup>‡</sup> All typical values are at  $T_A = 25$ °C.



SLOS039D – JULY 1989 – REVISED AUGUST 2009

# electrical characteristics at specified free-air temperature, $V_{CC\pm}$ = 5 V, $V_{CC-}$ = 0, $V_O$ = 1.4 V, $V_{IC}$ = 0 (unless otherwise noted)

		TEST CONDITIONS			LT1014C		I	_T1014D			
	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
	have to ff a structure of	<b>D 5</b> 00	25°C		90	450		250	950		
V <sub>IO</sub>	Input offset voltage	$R_{S} = 50 \ \Omega$	Full range			570			1200	μV	
	have the offerent environment		25°C		0.2	2		0.2	2		
I <sub>IO</sub>	Input offset current		Full range			6			6	nA	
	loge this a summer t		25°C		-15	-50		-15	-50		
I <sub>IB</sub>	Input bias current		Full range			-90			-90	nA	
V <sub>ICR</sub>	Common-mode		25°C	0 to 3.5	-0.3 to 3.8		0 to 3.5	-0.3 to 3.8		v	
1011	input voltage range		Full range	0 to 3			0 to 3				
		Output low, No load	25°C		15	25		15	25		
			Output low,	Output low,	25°C		5	10		5	10
		$R_L = 600 \Omega$ to GND	Full range			13			13	mV	
V <sub>OM</sub>	Maximum peak output voltage swing	Output low, I <sub>sink</sub> = 1 mA	25°C		220	350		220	350		
	voltage swing	Output high, No load	25°C	4	4.4		4	4.4			
		Output high,	25°C	3.4	4		3.4	4		V	
		$R_L = 600 \Omega$ to GND	Full range	3.2			3.2				
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{O} = 5 \text{ mV to 4 V},$ $R_{L} = 500 \Omega$	25°C		1			1		V/µV	
1	Supply current		25°C		0.3	0.5		0.3	0.5	mA	
Icc	per amplifier		Full range			0.55			0.55	ШA	

<sup>†</sup> Full range is 0°C to 70°C.

#### operating characteristics, $V_{CC}\pm$ = $\pm 15$ V, $V_{IC}$ = 0, $T_A$ = $25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate		0.2	0.4		V/µs
	For the last transfer to the state	f = 10 Hz		24		
Vn	Equivalent input noise voltage	f = 1 kHz		22		nV/√Hz
V <sub>N(PP)</sub>	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 10 Hz		0.55		μV
I <sub>n</sub>	Equivalent input noise current	f = 10 Hz		0.07		pA/√Hz



SLOS039D - JULY 1989 - REVISED AUGUST 2009

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15$ V, $V_{IC} = 0$ (unless otherwis	е
noted)	

	DADAMETED	TEAT CONDITIONS			LT1014I		L	T1014D		
	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
	have the first such as	<b>D</b> 50.0	25°C		60	300		200	800	
V <sub>IO</sub>	Input offset voltage	R <sub>S</sub> = 50 Ω	Full range			550			1000	μV
$\alpha_{V_{\text{IO}}}$	Temperature coeficient of input offset voltage		Full range		0.4	2.5		0.7	5	μV/°C
	Long-term drift of input offset voltage		25°C		0.5			0.5		μV/m
	Input offect ourrent		25°C		0.15	1.5		0.15	1.5	~ ^
l <sub>IO</sub>	Input offset current		Full range			2.8			2.8	nA
l	Input bias current		25°C		-12	-30		-12	-30	nA
I <sub>IB</sub>	Input bias current		Full range			-38			-38	
V <sub>ICR</sub>	Common-mode		25°C	-15 to 13.5	–15.3 to 13.8		-15 to 13.5	–15.3 to 13.8		v
ion	input voltage range		Full range	-15 to 13			–15 to 13			
v	Maximum peak		25°C	±12.5	±14		±12.5	±14		v
V <sub>OM</sub>	output voltage swing	$R_L = 2 k\Omega$	Full range	±12			±12			v
	Large-signal differential	$V_{O} = \pm 10 \text{ V}, \qquad R_{L} = 600 \Omega$	25°C	0.5	2		0.5	2		
A <sub>VD</sub>	voltage amplification $V_O = \pm 10 \text{ V},  R_L = 2 \text{ k}\Omega$	25°C	1.2	8		1.2	8		V/μV	
		$v_0 = \pm 10 v$ , $H_1 = 2 K_{22}$	Full range	0.7			0.7			
CMRR	Common-mode	$V_{IC} = -15$ V to 13.5 V	25°C	97	117		97	117		dB
OWNER	rejection ratio		Full range	94			94			uD
	Supply-voltage		25°C	100	117		100	117		
k <sub>SVR</sub>	rejection ratio (ΔV <sub>CC</sub> /ΔV <sub>IO</sub> )	$V_{CC\pm} = \pm 2 V \text{ to } \pm 18 V$	Full range	97			97			dB
	Channel separation	$V_{O} = \pm 10 \text{ V}, \qquad R_{L} = 2 \text{ k}\Omega$	25°C	120	137		120	137		dB
r <sub>id</sub>	Differential input resistance		25°C	70	300		70	300		MΩ
r <sub>ic</sub>	Common-mode input resistance		25°C		4			4		GΩ
I <sub>CC</sub>	Supply current		25°C		0.35	0.55		0.35	0.55	mA
100	per amplifier		Full range			0.6			0.6	

<sup>†</sup> Full range is  $-40^{\circ}$ C to  $105^{\circ}$ C. <sup>‡</sup> All typical values are at T<sub>A</sub> =  $25^{\circ}$ C.



SLOS039D – JULY 1989 – REVISED AUGUST 2009

# electrical characteristics at specified free-air temperature, $V_{CC+}$ = 5 V, $V_{CC-}$ = 0, $V_O$ = 1.4 V, $V_{IC}$ = 0 (unless otherwise noted)

		TEST CONDITIONS			LT1014I		L	.T1014DI		
	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
	have to the standbarra	D 50.0	25°C		90	450		250	950	
V <sub>IO</sub>	Input offset voltage	$R_{S} = 50 \ \Omega$	Full range			570			1200	μV
	loge the effect of the set		25°C		0.2	2		0.2	2	
I <sub>IO</sub>	Input offset current		Full range			6			6	nA
	logist bigg growent		25°C		–15	-50		-15	-50	
I <sub>IB</sub>	Input bias current		Full range			-90			-90	nA
V <sub>ICR</sub>	Common-mode		25°C	0 to 3.5	-0.3 to 3.8		0 to 3.5	-0.3 to 3.8		v
	input voltage range		Full range	0 to 3			0 to 3			
		Output low, No load	25°C		15	25		15	25	
		Output low,	25°C		5	10		5	10	
		$R_L = 600 \ \Omega$ to GND	Full range			13			13	mV
V <sub>OM</sub>	Maximum peak output voltage swing	Output low, I <sub>sink</sub> = 1 mA	25°C		220	350		220	350	
	ouput voltago oming	Output high, No load	25°C	4	4.4		4	4.4		
		Output high,	25°C	3.4	4		3.4	4		V
		$\textrm{R}_{\textrm{L}}$ = 600 $\Omega$ to GND	Full range	3.2			3.2			
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{O} = 5 \text{ mV to 4 V},$ $R_{L} = 500 \Omega$	25°C		1			1		V/μV
1	Supply current		25°C		0.3	0.5		0.3	0.5	mA
ICC	per amplifier		Full range			0.55			0.55	IIIA

<sup>†</sup> Full range is –40°C to 105°C.

## operating characteristics, $V_{CC^+}$ = $\pm 15$ V, $V_{IC}$ = 0, $T_A$ = $25^\circ C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate		0.2	0.4		V/µs
v	Environment in a single set the set	f = 10 Hz		24		
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz		22		nV/√Hz
V <sub>N(PP)</sub>	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 10 Hz		0.55		μV
I <sub>n</sub>	Equivalent input noise current	f = 10 Hz		0.07		pA/√Hz



SLOS039D - JULY 1989 - REVISED AUGUST 2009

#### electrical characteristics at specified free-air temperature, V<sub>CC±</sub> = ±15 V, V<sub>IC</sub> = 0 (unless otherwise noted)

	DAMETER	TEST	<b>-</b> +	Ľ	T1014M		IJ	1014AN	1	LI	Г1014DN	Λ	
PA	RAMETER	CONDITIONS	T <sub>A</sub> †	MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
	Input offset	<b>B</b> 50.0	25°C		60	300		60	180		200	800	
V <sub>IO</sub>	voltage	R <sub>S</sub> = 50 Ω	Full range			550			350			1000	μV
α <sub>V</sub> IO	Temperature coefficient of input offset voltage		Full range		0.5	2.5		0.5	2		0.5	2.5	μV/°C
	Long-term drift of input offset voltage		25°C		0.5			0.5			0.5		μV/mo
	Input offset		25°C		0.15	1.5		0.15	0.8		0.15	1.5	nA
I <sub>IO</sub>	current		Full range			5			2.8			5	ПА
l	Input bias		25°C		-12	-30		-12	-20		-12	-30	nA
I <sub>IB</sub>	current		Full range			-45			-30			-45	ПА
V <sub>ICR</sub>	Common-mode input voltage		25°C	-15 to 13.5	-15.3 to 13.8		-15 to 13.5	-15.3 to 13.8		-15 to 13.5	–15.3 to 13.8		v
Ē	range		Full range	–14.9 to 13			-14.9 to 13			-14.9 to 13			
	Maximum peak		25°C	±12.5	±14		±13	±14		±12.5	±14		
V <sub>OM</sub>	output voltage swing	$R_L = 2 k\Omega$	Full range	±11.5			±12			±11.5			V
	Large-signal differential	$V_O = \pm 10 \text{ V},$ $R_L = 600 \Omega$	25°C	0.5	2		0.8	2.2		0.5	2		
A <sub>VD</sub>	voltage	V <sub>O</sub> = ±10 V,	25°C	1.2	8		1.5	8		1.2	8		V/µV
	amplification	$R_L = 2 k\Omega$	Full range	0.25			0.4			0.25			
CMRR	Common-mode	V <sub>IC</sub> = -15 V to 13.5 V	25°C	97	117		100	117		97	117		dB
Civinn	rejection ratio	V <sub>IC</sub> = -14.9 V to 13 V	Full range	94			96			94			uБ
	Supply-voltage	$V_{CC\pm} = \pm 2 V$ to	25°C	100	117		103	117		100	117		
k <sub>SVR</sub>	rejection ratio $(\Delta V_{CC}/\Delta V_{IO})$	±18 V	Full range	97			100			97			dB
	Channel separation	$V_O = \pm 10 \text{ V},$ $R_L = 2 \text{ k}\Omega$	25°C	120	137		123	137		120	137		dB
r <sub>id</sub>	Differential input resistance		25°C	70	300		100	300		70	300		MΩ
r <sub>ic</sub>	Common-mode input resistance		25°C		4			4			4		GΩ
	Supply current		25°C		0.35	0.55		0.35	0.50		0.35	0.55	mA
ICC	per amplifier		Full range			0.7			0.6			0.7	ШA

<sup>†</sup> Full range is  $-55^{\circ}$ C to  $125^{\circ}$ C. <sup>‡</sup> All typical values are at T<sub>A</sub> =  $25^{\circ}$ C.



SLOS039D – JULY 1989 – REVISED AUGUST 2009

# electrical characteristics at specified free-air temperature, $V_{CC+} = 5 V$ , $V_{CC-} = 0$ , $V_O = 1.4 V$ , $V_{IC} = 0$ (unless otherwise noted)

		TEST	- +	L	T1014M		Ľ	Г1014 <b>А</b> М	Δ	LI	[1014D]	Λ	
PA	RAMETER	CONDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		_	25°C		90	450		90	280		250	950	
V <sub>IO</sub>	Input	$R_S = 50\Omega$	Full range		400	1500		400	960		800	2000	μV
VIO	offset voltage	$R_{S} = 50\Omega,$ $V_{IC} = 0.1 V$	125°C		200	750		200	480		560	1200	μv
	Input		25°C		0.2	2		0.2	1.3		0.2	2	
I <sub>IO</sub>	offset current		Full range			10			7			10	~ ^
	Input		25°C		-15	-50		–15	-35		–15	-50	nA
I <sub>IB</sub>	bias current		Full range			-120			-90			-120	
	Common-		25°C	0 to 3.5	-0.3 to 3.8		0 to 3.5	-0.3 to 3.8		0 to 3.5	-0.3 to 3.8		
V <sub>ICR</sub>	mode input voltage range		Full range	0.1 to 3			0.1 to 3			0.1 to 3			V
		Output low, No load	25°C		15	25		15	25		15	25	
		Output low,	25°C		5	10		5	10		5	10	
		$R_L = 600\Omega$ to GND	Full range			18			15			18	mV
V <sub>OM</sub>	Maximum peak output voltage swing	Output low, I <sub>sink</sub> = 1 mA	25°C		220	350		220	350		220	350	
	voltage swing	Output high, No load	25°C	4	4.4		4	4.4		4	4.4		
		Output high,	25°C	3.4	4		3.4	4		3.4	4		V
		$R_L = 600\Omega$ to GND	Full range	3.1			3.2			3.1			
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{O} = 5 \text{ mV to 4 V},$ $R_{L} = 500\Omega$	25°C		1			1			1		V/µV
I <sub>CC</sub>	Supply current		25°C		0.3	0.5		0.3	0.45		0.3	0.5	mA
UCC	per amplifier		Full range			0.65			0.55			0.65	111/4

<sup>†</sup> Full range is –55°C to 125°C.

#### operating characteristics, $V_{CC\pm}$ = $\pm 15$ V, $V_{IC}$ = 0, $T_A$ = $25^\circ C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate		0.2	0.4		V/µs
	Environment in the size of the sec	f = 10 Hz		24		
Vn	Equivalent input noise voltage	f = 1 kHz		22		nV/√Hz
V <sub>N(PP)</sub>	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to 10 Hz		0.55		μV
I <sub>n</sub>	Equivalent input noise current	f = 10 Hz		0.07		pA/√ <del>Hz</del>



SLOS039D - JULY 1989 - REVISED AUGUST 2009

#### **TYPICAL CHARACTERISTICS**


#### Table of Graphs

			FIGURE
V <sub>IO</sub>	Input offset voltage vs Balanced sou	irce resistance	1
V <sub>IO</sub>	Input offset voltage vs Free-air temp	perature	2
$\Delta V_{IO}$	Warm-Up Change in input offset vol	3	
IIO	Input offset current vs Free-air temp	erature	4
I <sub>IB</sub>	Input bias current vs Free-air tempe	rature	5
VIC	Common-mode input voltage vs Inp	6	
		7, 8	
A <sub>VD</sub>	Differential voltage amplification	vs Frequency	9, 10
	Channel separation vs Frequency	11	
	Output saturation voltage vs Free-ai	12	
CMRR	Common-mode rejection ratio vs Fre	13	
k <sub>SVR</sub>	Supply-voltage rejection ratio vs Fre	14	
I <sub>CC</sub>	Supply current vs Free-air temperat	15	
I <sub>OS</sub>	Short-circuit output current vs Elaps	ed time	16
Vn	Equivalent input noise voltage vs Fr	equency	17
l <sub>n</sub>	Equivalent input noise current vs Fre	equency	17
V <sub>N(PP)</sub>	Peak-to-peak input noise voltage vs	Time	18
	Pulse response (small signal) vs Tir	ne	19, 21
	Pulse response (large signal) vs Tin	ne	20, 22, 23
	Phase shift vs Frequency	9	




SLOS039D - JULY 1989 - REVISED AUGUST 2009

#### **TYPICAL CHARACTERISTICS<sup>†</sup>**






SLOS039D - JULY 1989 - REVISED AUGUST 2009



**TYPICAL CHARACTERISTICS<sup>†</sup>** 




SLOS039D - JULY 1989 - REVISED AUGUST 2009



**TYPICAL CHARACTERISTICS<sup>†</sup>** 




SLOS039D - JULY 1989 - REVISED AUGUST 2009



**TYPICAL CHARACTERISTICS<sup>†</sup>** 




SLOS039D - JULY 1989 - REVISED AUGUST 2009








SLOS039D - JULY 1989 - REVISED AUGUST 2009



#### **TYPICAL CHARACTERISTICS**







SLOS039D - JULY 1989 - REVISED AUGUST 2009

#### **APPLICATION INFORMATION**

#### single-supply operation

The LT1014 is fully specified for single-supply operation ( $V_{CC-} = 0$ ). The common-mode input voltage range includes ground, and the output swings within a few millivolts of ground.

Furthermore, the LT1014 has specific circuitry that addresses the difficulties of single-supply operation, both at the input and at the output. At the input, the driving signal can fall below 0 V, either inadvertently or on a transient basis. If the input is more than a few hundred millivolts below ground, the LT1014 is designed to deal with the following two problems that can occur:

- On many other operational amplifiers, when the input is more than a diode drop below ground, unlimited current flows from the substrate (V<sub>CC</sub> terminal) to the input, which can destroy the unit. On the LT1014, the 400-Ω resistors in series with the input (see schematic) protect the device even when the input is 5 V below ground.
- 2. When the input is more than 400 mV below ground (at  $T_A = 25^{\circ}C$ ), the input stage of similar type operational amplifiers saturates, and phase reversal occurs at the output. This can cause lockup in servo systems. Because of unique phase-reversal protection circuitry (Q21, Q22, Q27, and Q28), the LT1014 outputs do not reverse, even when the inputs are at -1.5 V (see Figure 24).

However, this phase-reversal protection circuitry does not function when the other operational amplifier on the LT1014 is driven hard into negative saturation at the output. Phase-reversal protection does not work on an amplifier:

- When 4's output is in negative saturation (the outputs of 2 and 3 have no effect)
- When 3's output is in negative saturation (the outputs of 1 and 4 have no effect)
- When 2's output is in negative saturation (the outputs of 1 and 4 have no effect)
- When 1's output is in negative saturation (the outputs of 2 and 3 have no effect)

At the output, other single-supply designs either cannot swing to within 600 mV of ground or cannot sink more than a few microproamperes while swinging to ground. The all-npn output stage of the LT1014 maintains its low output resistance and high gain characteristics until the output is saturated. In dual-supply operations, the output stage is free of crossover distortion.




Figure 24. Voltage-Follower Response With Input Exceeding the Negative Common-Mode Input Voltage Range




SLOS039D - JULY 1989 - REVISED AUGUST 2009


#### **APPLICATION INFORMATION**

#### comparator applications

The single-supply operation of the LT1014 can be used as a precision comparator with TTL-compatible output. In systems using both operational amplifiers and comparators, the LT1014 can perform multiple duties (see Figures 25 and 26).



for Various Input Overdrives



#### low-supply operation

The minimum supply voltage for proper operation of the LT1014 is 3.4 V (three Ni-Cad batteries). Typical supply current at this voltage is 290 µA; therefore, power dissipation is only 1 mW per amplifier.

#### offset voltage and noise testing

Figure 30 shows the test circuit for measuring input offset voltage and its temperature coefficient. This circuit with supply voltages increased to  $\pm 20$  V is also used as the burn-in configuration.


The peak-to-peak equivalent input noise voltage of the LT1014 is measured using the test circuit shown in Figure 27. The frequency response of the noise tester indicates that the 0.1-Hz corner is defined by only one zero. The test time to measure 0.1-Hz to 10-Hz noise should not exceed 10 seconds, as this time limit acts as an additional zero to eliminate noise contribution from the frequency band below 0.1 Hz.

An input noise-voltage test is recommended when measuring the noise of a large number of units. A 10-Hz input noise-voltage measurement correlates well with a 0.1-Hz peak-to-peak noise reading because both results are determined by the white noise and the location of the 1/f corner frequency.


Noise current is measured by the circuit and formula shown in Figure 28. The noise of the source resistors is subtracted.




SLOS039D - JULY 1989 - REVISED AUGUST 2009




NOTE A: All capacitor values are for nonpolarized capacitors only.





<sup>†</sup> Metal-film resistor






NOTE A: Resistors must have low thermoelectric potential.

Figure 29. Test Circuit for V<sub>IO</sub> and  $\alpha$ V<sub>IO</sub>



SLOS039D - JULY 1989 - REVISED AUGUST 2009





<sup>†</sup> 1% film resistor. Match 10-kΩ resistors 0.05%. <sup>‡</sup> T1 = PICO-31080





SLOS039D – JULY 1989 – REVISED AUGUST 2009





Figure 31. Fully Floating Modification to 4-mA to 20-mA Current-Loop Transmitter With 8-Bit Accuracy




NOTE A:  $V_{IO} = 150 \ \mu\text{V}$ ,  $A_{VD} = (R1/R2) + 1$ , CMRR = 120 dB,  $V_{ICR} = 0$  to 5 V

Figure 32. 5-V Single-Supply Dual Instrumentation Amplifier



SLOS039D - JULY 1989 - REVISED AUGUST 2009



**APPLICATION INFORMATION** 

 $^{\dagger}$  <sup>†</sup> 1% film resistor. Match 10-k $\Omega$  resistors 0.05%. <sup>‡</sup> For high source impedances, use 2N2222 as diodes (with collector connected to base). NOTE A: A<sub>VD</sub> = (400,000/RG) + 1

#### Figure 33. 5-V Powered Precision Instrumentation Amplifier





24-Aug-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-89677012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89677012A LT1014 AMFKB	Samples
5962-8967701CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8967701CA LT1014AMJB	Samples
5962-89677022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89677022A LT1014MFKB	Samples
5962-8967702CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8967702CA LT1014MJB	Samples
LT1014AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type		5962- 89677012A LT1014 AMFKB	Samples
LT1014AMJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type		LT1014AMJ	Samples
LT1014AMJB	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type		5962-8967701CA LT1014AMJB	Samples
LT1014CN	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	LT1014CN	Samples
LT1014CNE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	LT1014CN	Samples
LT1014DDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LT1014D	Samples
LT1014DDWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LT1014D	Samples
LT1014DDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LT1014D	Samples
LT1014DDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LT1014D	Samples
LT1014DDWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LT1014D	Samples
LT1014DIDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	LT1014DI	Samples



## PACKAGE OPTION ADDENDUM

24-Aug-2018

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LT1014DIDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	LT1014DI	Samples
LT1014DIDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	LT1014DI	Samples
LT1014DIN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	LT1014DIN	Samples
LT1014DINE4	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	LT1014DIN	Samples
LT1014DMDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LT1014DM	Samples
LT1014DMDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	LT1014DM	Samples
LT1014DN	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	LT1014DN	Samples
LT1014MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 89677022A LT1014MFKB	Samples
LT1014MJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	LT1014MJ	Samples
LT1014MJB	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type		5962-8967702CA LT1014MJB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

24-Aug-2018

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LT1014D :

• Enhanced Product: LT1014D-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications


## PACKAGE MATERIALS INFORMATION


www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS


Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LT1014DDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
LT1014DIDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LT1014DDWR	SOIC	DW	16	2000	367.0	367.0	38.0
LT1014DIDWR	SOIC	DW	16	2000	367.0	367.0	38.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **J0014A**



# **PACKAGE OUTLINE**

#### CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



# J0014A

# **EXAMPLE BOARD LAYOUT**

#### CDIP - 5.08 mm max height


CERAMIC DUAL IN LINE PACKAGE





## **GENERIC PACKAGE VIEW**

# SOIC - 2.65 mm max height



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4040000-2/H


# **DW0016A**



# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.




# DW0016A

# **EXAMPLE BOARD LAYOUT**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DW0016A

# **EXAMPLE STENCIL DESIGN**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated