

General Description

The 8430S10I-03 is a PLL-based clock generator specifically designed for Cavium Networks SoC processors. This high performance device is optimized to generate the processor core reference clock, the DDR reference clocks, the PCI/PCI-X bus clocks, and the clocks for both the Gigabit Ethernet MAC and PHY. The clock generator offers low-jitter, low-skew clock outputs, and edge rates that easily meet the input requirements for the CN30XX/CN31XX/CN38XX/CN58XX processors. The output frequencies are generated from a 25MHz external input source or an external 25MHz parallel resonant crystal. The extended temperature range of the 8430S10I-03 supports telecommunication, networking, and storage requirements.

Features

- **•** One selectable differential output pair for DDR 533/400/667, LVPECL, LVDS interface levels
- Nine LVCMOS/ LVTTL outputs, 23 Ω typical output impedance
- **•** Selectable external crystal or differential input source
- **•** Crystal oscillator interface designed for 25MHz, parallel resonant crystal
- **•** Differential input pair (PCLK, nPCLK) accepts LVPECL, LVDS, CML, SSTL input levels
- **•** Internal resistor bias on nPCLK pin allows the user to drive PCLK input with external single-ended (LVCMOS/ LVTTL) input levels
- **•** Power supply modes: CORE / OUTPUT 3.3V / 3.3V LVDS, LVPECL, LVCMOS 3.3V / 2.5V LVCMOS
- **•** -40°C to 85°C ambient operating temperature
- **•** Available in lead-free (RoHS 6) package

Applications

- **•** Systems using Cavium Processors
- **•** CPE Gateway Design
- **•** Home Media Servers
- **•** 802.11n AP or Gateway
- **•** Soho Secure Gateway
- **•** Soho SME Gateway
- **•** Wireless Soho and SME VPN Solutions
- **•** Wired and Wireless Network Security
- **•** Web Servers and Exchange Servers

Pin Assignment

Block Diagram

Table 1. Pin Descriptions

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

NOTE: V_{DDO_X} denotes V_{DDO_B} , V_{DDO_CD} , V_{DDO_E} and V_{DDO_REF} .

Function Tables

Table 3A. Control Input Function Table

Table 3B. Control Input Function Table

Table 3C. Control Input Function Table

Table 3D. Control Input Function Table

Table 3E. Control Input Function Table

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

DC Electrical Characteristics

Table 4A. LVCMOS Power Supply DC Characteristics, $V_{DD} = V_{DDO X} = 3.3V \pm 5\%$, $T_A = -40^{\circ}$ C to 85°C

NOTE: V_{DDO} x denotes V_{DDO-B} , V_{DDO-CD} and $V_{DDO-REF}$.

Table 4B. LVCMOS Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO_X} = 2.5V \pm 5\%$, $T_A = -40^{\circ}$ C to 85°C

NOTE: V_{DDO_X} denotes V_{DDO_B} , V_{DDO_CD} and V_{DDO_REF} .

Table 4C. LVPECL Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to 85°C

Table 4D. LVDS Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to 85°C

Table 4E. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO_X} = 3.3V \pm 5\%$ or 2.5V $\pm 5\%$, $T_A = -40\degree$ C to 85 \degree C

NOTE: V_{DDO_X} denotes V_{DDO_B} , V_{DDO_CD} , V_{DDO_E} and V_{DDO_REF} .

Table 4F. LVPECL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to 85°C

NOTE 1: Common mode input voltage is defined as V_{H} .

NOTE 2: Outputs terminated with 50Ω to $V_{DD} - 2V$.

Table 4G. LVDS DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to 85°C

Table 5. Crystal Characteristics

NOTE: Characterized using an 18pF parallel resonant crystal.

AC Electrical Characteristics

Table 6. AC Characteristics, $V_{DD} = 3.3V \pm 5$ %, $V_{DDOX} = 3.3V \pm 5$ % or 2.5V \pm 5%, T_A = -40°C to 85°C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters measured at maximum f_{OUT} unless noted otherwise.

NOTE: All parameters are characterized using crystal input, unless noted otherwise.

NOTE: V_{DDO} x denotes V_{DDO-B} , V_{DDO-CD} , V_{DDO-E} and $V_{DDO-REF}$.

NOTE 1: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{\text{DDO-REF}}/2$.

NOTE 4: This parameter is measured at the crosspoint for differential and V_{DDO-X} /2 single-ended signals.

NOTE 5: Refer to the phase noise plot.

NOTE 6: DDR_SEL[1:0] = 00: QA, nQA = 133.33MHz, QBx = 50MHz, QC = 133.33MHz, QDx = OFF, QE = 125MHz and QREFx = 25MHz.

NOTE 7: DDR_SEL[1:0] = 01: QA, nQA = 100MHz, QBx = 50MHz, QC = OFF, QDx = 100MHz, QE = OFF and QREFx = 25MHz.

NOTE 8: DDR_SEL[1:0] = 00: QA, nQA = 133.33MHz, QBx = 50MHz, QC = OFF, QDx = 125MHz, QE = 125MHz and QREFx = 25MHz.

NOTE 9: DDR_SEL[1:0] = 01: QA, nQA = 100MHz, QBx = 50MHz, QC = 133.33MHz, QDx = OFF, QE = 125MHz and QREFx = 25MHz. NOTE 10: DDR_SEL[1:0] = 10: QA, nQA = 83.33MHz, QBx = 50MHz, QC = OFF, QDx = 125MHz, QE = 125MHz and QREFx = 25MHz. NOTE 11: This parameter is measured at 10K cycles.

Typical Phase Noise at 125MHz (QE output)

Offset Frequency (Hz)

Offset Frequency (Hz)

Parameter Measurement Information

3.3V Core/3.3V LVCMOS Output Load AC Test Circuit

3.3V Core/3.3V LVPECL Output Load AC Test Circuit

Differential Input Level

3.3V Core/2.5V LVCMOS Output Load AC Test Circuit

3.3V Core/3.3V LVDS Output Load AC Test Circuit

LVCMOS Part-to-Part Skew

RENESAS

Parameter Measurement Information, continued

Period Jitter, Peak-to-Peak

Differential Output Duty Cycle/Pulse Width/Period

RMS Phase Jitter

LVCMOS Output Duty Cycle/Pulse Width/Period

RENESAS

Parameter Measurement Information, continued

LVCMOS Output Rise/Fall Time

Offset Voltage Setup

LVPECL Output Rise/Fall Time

Lock Time

Differential Output Voltage Setup

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

PCLK/nPCLK Inputs

For applications not requiring the use of the differential input, both PCLK and nPCLK can be left floating. Though not required, but for additional protection, a 1k Ω resistor can be tied from PCLK to ground.

Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL IN and XTAL OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from XTAL IN to ground.

LVCMOS Control Pins

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

Outputs:

LVPECL Outputs

The unused LVPECL output pair can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

LVDS Outputs

The unused LVDS output pair can be either left floating or terminated with 100 Ω across. If they are left floating, there should be no trace attached.

LVCMOS Outputs

All unused LVCMOS output can be left floating. There should be no trace attached.

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is 2.5V and V_{DD} = 3.3V, R1 and R2 value should be adjusted to set V_{REF} at 1.25V. The values below are for when both the single ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal

the transmission line impedance. For most 50Ω applications, R3 and R4 can be 100 Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{II} cannot be less than -0.3V and V_{H} cannot be more than V_{DD} + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.

Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

3.3V LVPECL Differential Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML, SSTL and other differential signals. The differential signals must meet the V_{PP} and V_{CMR} input requirements. Figures 2A to 2E show interface examples for the PCLK/ nPCLK input driven by the most common driver types.

Figure 2A. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple

Figure 2C. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver

Figure 2E. PCLK/nPCLK Input Driven by a CML Driver

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.

Figure 2B. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver

Figure 2D. PCLK/nPCLK Input Driven by a 3.3V SSTL Driver

Overdriving the XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 3A. The XTAL_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition,

matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100 Ω . This can also be accomplished by removing R1 and making R2 50 Ω . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.

Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface

Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential output pair is low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

Figure 4A. 3.3V LVPECL Output Termination Figure 4B. 3.3V LVPECL Output Termination

LVDS Driver Termination

A general LVDS interface is shown in Figure 5. Standard termination for LVDS type output structure requires both a 100Ω parallel resistor at the receiver and a 100 Ω differential transmission line environment. In order to avoid any transmission line reflection issues, the 100Ω resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard

termination schematic as shown in Figure 5 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the amplitude and common mode input range of the input receivers should be verified for compatibility with the output.

Figure 5. Typical LVDS Driver Termination

EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 6.* The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

 and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.

Figure 6. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

RENESAS

Application Schematic

Figure 7 shows an example of 8430S10I-03 application schematic. In this example, the device is operated at $V_{DD} = V_{DDA} = V_{DDO-B} =$ $V_{DDO_CD} = V_{DDO_E} = V_{DDO_REF} = 3.3V$. An 18pF parallel resonant 25MHz crystal is used. The load capacitance $C1 = 18pF$ and $C2 =$ 18pF are recommended for frequency accuracy. Depending on the parasitics of the printed circuit board layout, these values might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will require adjusting C1 and C2. For this device, the crystal load capacitors are required for proper operation.

As with any high speed analog circuitry, the power supply pins are vulnerable to noise. To achieve optimum jitter performance, power supply isolation is required. The 8430S10I-03 provides separate power supplies to isolate from coupling into the internal PLL. In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uF capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be placed on the opposite side.

Figure 7. 8430S10I-03 Schematic Example

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added.

 Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.

Power Considerations (LVCMOS/LVDS Outputs)

This section provides information on power dissipation and junction temperature for the 8430S10I-03. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8430S10I-03 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Core and LVDS Output Power Dissipation

Power (core, LVDS) = V_{DDMAX} * (I_{DD} + I_{DDA}) = 3.465V * (150mA + 20mA) = **589.05mW**

LVCMOS Output Power Dissipation

- Dynamic Power Dissipation at 133.33MHz Power (133.33MHz) = C_{PD} * Frequency * (V_{DDO})² = 10pF * 133.33MHz * (3.465V)² = **16mW per output Total Power** (133.33MHz) = 16mW * 1 = **16mW**
- Power(125MHz) = 10pF * 125MHz * (3.465V)² = **15mW** per output **Total Power** (125MHz) = 15mW * 3 = **45mW**
- Dynamic Power Dissipation at 25MHz Power (25MHz) = C_{PD} * Frequency * (V_{DDO})² = 10pF * 25MHz * (3.465V)² = **3mW per output Total Power** (25MHz) = 3mW * 3 **= 9mW**

Power (50MHz) = C_{PD} * Frequency * (V_{DDO})² = 10pF * 50MHz * (3.465V)² = **6mW per output Total Power** (50MHz) = 6mW * 2 = **12mW**

Total Power Dissipation

- **Total Power**
	- = Power (core, LVDS) + Total Power (133.33MHz) + Total Power (125MHz) + Total Power (25MHz) + Total Power (50MHz) $= 589.05$ mW + 16mW + 45mW + 9mW + 12mW
	- **= 671.05mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 33.1°C/W per Table 7A below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.671W $*$ 33.1°C/W = 107.2°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board.

Table 7A. Thermal Resistance θ_{JA} for 48 Lead TQFP, EPAD Forced Convection

Power Considerations (LVCMOS/LVPECL Outputs)

This section provides information on power dissipation and junction temperature for the 8430S10I-03. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 8430S10I-03 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Core and LVPECL Output Power Dissipation

- Power (core) $_{MAX}$ = V_{DD_MAX} $*$ I_{EE_MAX} = 3.465V $*$ 186mA = 644.49mW
- Power (output) $_{MAX} = 30$ mW/Loaded Output Pair

LVCMOS Output Power Dissipation

- Dynamic Power Dissipation at 133.33MHz Power (133.33MHz) = C_{PD} * Frequency * (V_{DDO})² = 10pF * 133.33MHz * (3.465V)² = **16mW per output Total Power** (133.33MHz) = 16mW * 1 = **16mW**
- Power(125MHz) = 10pF * 125MHz * $(3.465V)^2$ = **15mW** per output **Total Power** (125MHz) = 15mW * 3 = **45mW**
- Dynamic Power Dissipation at 25MHz

Power (25MHz) = C_{PD} * Frequency * (V_{DDO})² = 10pF * 25MHz * (3.465V)² = **3mW per output Total Power** (25MHz) = 3mW * 3 = **9mW**

Power (50MHz) = C_{PD} * Frequency * (V_{DDO})² = 10pF * 50MHz * (3.465V)² = **6mW per output Total Power** (50MHz) = 6mW * 2 = **12mW**

Total Power Dissipation

• **Total Power**

- = Power (core, LVPECL) + Total Power (133.33MHz) + Total Power (125MHz) + Total Power (25MHz) + Total Power (50MHz)
- $= 644.49$ mW + 16mW + 45mW + 9mW + 12mW
- **= 726.49mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 33.1°C/W per Table 7B below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 85° C + 0.727W * 33.1 $^{\circ}$ C/W = 109.1 $^{\circ}$ C. This is below the limit of 125 $^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board.

Table 7B. Thermal Resistance θ_{JA} for 48 Lead TQFP, EPAD Forced Convection

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

The LVPECL output driver circuit and termination are shown in Figure 8.

Figure 8. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of $V_{DD} - 2V$.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{DD_MAX} 0.9V$ $(V_{DD_MAX} - V_{OH_MAX}) = 0.9V$
- \bullet For logic low, $\mathsf{V}_{\mathsf{OUT}}$ = $\mathsf{V}_{\mathsf{OL_MAX}}$ = $\mathsf{V}_{\mathsf{DD_MAX}}$ $-$ **1.7V** (VDD_MAX – VOL_MAX) = **1.7V**

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

Pd_H = [(V_{OH_MAX} – (V_{DD_MAX} – 2V))/R_L] * (V_{DD_MAX} – V_{OH_MAX}) = [(2V – (V_{DD_MAX} – V_{OH_MAX}))/R_L] * (V_{DD_MAX} – V_{OH_MAX}) = $[(2V – 0.9V)/50 Ω] * 0.9V = 19.8mW$

Pd_L = [(V_{OL_MAX} – (V_{DD_MAX} – 2V))/R_L] * (V_{DD_MAX} – V_{OL_MAX}) = [(2V – (V_{DD_MAX} – V_{OL_MAX}))/R_{L]} * (V_{DD_MAX} – V_{OL_MAX}) = $[(2V – 1.7V)/50 Ω] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**

Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 48 Lead TQFP, EPAD

Transistor Count

The transistor count for 8430S10I-03 is: 9,291

Package Outline and Package Dimensions

Package Outline - Y Suffix for 48 Lead TQFP, EPAD

Reference Document: JEDEC Publication 95, MS-026

Ordering Information

Table 10. Ordering Information

Revision History Sheet

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,

Koto-ku, Tokyo 135-0061, Japan

Koto-ku, Tokyo 135-0061, Japan www.renesas.com office, please visit:

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales www.renesas.com/contact/