RENESAS

NOT RECOMMENDED FOR NEW DESIGNS Contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

TW2816

DATASHEET

FN7736 Rev. 1.00 May 19, 2017

4-Channel Video Decoders for Security Applications

The TW2816 includes four high quality NTSC/ PAL video decoders, which convert analog composite to digital component YCbCr for security application. The TW2816 contains four analog anti-aliasing filters, 10-bit ADCs and proprietary digital gain/clamp controllers and utilizes proprietary techniques for separating luminance & chrominance to reduce both cross-luminance and cross-chrominance artifacts. The TW2816 also adopts the image enhancement techniques such as IF compensation filter, CTI and luminance programmable peaking filter to produce a high quality pictures.

Features

Four Video Decoders

- Accepts all NTSC(M/N/4.43) / PAL(B/D/G/H/I/K/L/M/N/60) standards with auto detection
- Integrated four video analog anti-aliasing filters and 10 bit CMOS ADCs
- High performance adaptive 4H comb filters for all NTSC/PAL standards
- IF compensation filter for improvement of color demodulation
- Color Transient Improvement (CTI)
- Automatic white peak control
- Programmable hue, saturation, contrast, brightness and sharpness
- Proprietary fast video locking system for non-realtime application
- Supports the standard ITU-R BT.656 format or time multiplexed output with 54MHz
- Provides simultaneous four channel Full D1 and CIF time-multiplexed outputs with 54MHz
- Supports a two-wire serial host interface
- Ultra low power consumption (Typical 480mW)
- 100 TQFP package



Table of Contents


Block Diagram	4
Pin Diagram	5
Pin Descriptions	6
Analog Video Interface Pins	6
Digital Video Interface Pins	6
System Control Pins	6
Power and Ground Pins	7
No Connection	7
Functional Description	8
Video Input Formats	8
Analog-to-Digital Converter	9
Sync Processing	10
Automatic Gain Control and Clamping	10
Horizontal Sync Processing	10
Vertical Sync Processing	10
Color Decoding	11
Decimation Filter	11
Y/C Separation	12
Luminance Processing	13
Chrominance Processing	14
Chrominance Demodulation	14
ACC (Automatic Color gain control)	15
Chrominance Gain, Offset and Hue Adjustment	15
CTI (Color Transient Improvement)	15
Video Cropping	16
Output Format	18
ITU-R BT.656 Format	18
Two Channel ITU-R BT.656 Time-multiplexed Format with 54MHz	19
Four Channel CIF Time-multiplexed Format with 54MHz	20
Extra Sync Output	22
Output Enabling Act	23



Host Interface	24
Serial Interface	
Interrupt Interface	25
Control Register	26
Register Map	26
Recommended Value	29
Register Description	31
Electrical Information	58
Absolute Maximum Ratings	58
Recommended Operating Conditions	58
DC Electrical Parameters	59
AC Electrical Parameters	60
Decoder Performance Parameter	62
Recommended Schematic	63
Package Dimension	64
Revision History	65




Block Diagram





Pin Diagram





Pin Descriptions

Analog Video Interface Pins

Name	Number	Туре	Description			
VIN1	88	Α	Composite video input of channel 1.			
VIN2	91	Α	Composite video input of channel 2.			
VIN3	94	Α	Composite video input of channel 3.			
VIN4	97	Α	Composite video input of channel 4.			

Digital Video Interface Pins

Name	Number	Туре	Description			
VD1[7:0]	53,55,56,58, 59,61,62,64	0	Video data output of channel 1.			
VD2[7:0]	39,41,42,43, 45,46,48,49	0	Video data output of channel 2.			
VD3[7:0] *	21,23,24,27, 28,30,31,33	0	Video data output of channel 3.			
VD4[7:0] *	8,9,11,12, 14,15,17,18	0	Video data output of channel 4.			
MPP1	52	0	HS/VS/FLD/ACTIVE/NOVID of channel 1.			
MPP2	38	0	HS/VS/FLD/ACTIVE/NOVID of channel 2.			
MPP3*	20	0	HS/VS/FLD/ACTIVE/NOVID of channel 3.			
MPP4*	6	0	HS/VS/FLD/ACTIVE/NOVID of channel 4.			

Note : * Not supported for TW2816H

System Control Pins

Name	Number	Туре	Description
RSTB	100	I	System reset.
CLK54I	37	I	54MHz system clock input.
CLKPO	34	0	27/54MHz clock output.
CLKNO	35	0	27/54MHZ clock output.
TEST	99	I	Test pin. Connect to ground.
SCLK	2	I	Serial control clock line.
SDAT	3	IO	Serial control data line.
SADD[1:0]	76,77	I	Serial control address.
IRQ	5	0	Interrupt request output.



Power and Ground Pins

Name	Number	Туре	Description				
VDDI	4,16,26, 36,50,60,72	Р	1.8V Power for internal logic.				
VDDO	10,22,40, 54,66	Ρ	3.3V Power for output driver.				
VSS	1,7,13,19, 25,29,32,44, 47,51,57,63, 69,75	G	Ground for internal logic and output driver.				
VDDA	87,92,93,98, 78,86	Р	1.8V Power for analog video.				
VSSA	89,90,95,96, 80,81	G	Ground for analog video.				

No Connection

Name	Number	Туре	Description
NC	65,67,68,70, 71,73,74,79, 82,83,84,85	NC	No Connection



Functional Description

Video Input Formats

The TW2816 supports all NTSC/PAL standard formats and has built-in automatic standard detection circuit. The following Table1 shows the identified standards. Automatic standard detection can be overridden by writing the value into the IFMTMAN and IFORMAT register (0x01, 0x11, 0x21, 0x31). Even in no-video status, the device can be forced to free-run in a particular video standard mode for fast locking by programming IFORMAT register.

Format	Line/Fv (Hz)	Fh (KHz)	Fsc (MHz)
NTSC-M* NTSC-J	525/59.94	15.734	3.579545
NTSC-4.43*	525/59.94	15.734	4.43361875
NTSC-N	625/50	15.625	3.579545
PAL-BDGHI PAL-N*	625/50	15.625	4.43361875
PAL-M*	525/59.94	15.734	3.57561149
PAL-NC	625/50	15.625	3.58205625
PAL-60	525/59.94	15.734	4.43361875

Table1 Input Video Format Supported

Note : * 7.5 IRE Setup



Analog-to-Digital Converter

The TW2816 contains four 10-bit ADC (Analog to Digital Converters) to digitize the analog video inputs. The ADC can be put into power-down mode by the ADC_PWDN (0x50) register. The TW2816 also contains an anti-aliasing filter to prevent out-of-band frequency in analog video input signal. So there is no need of external components in analog input pin except ac coupling capacitor and termination resistor. The following Fig1 shows the frequency response of the anti-aliasing filter.




Fig1 The frequency response of anti-aliasing filter



Sync Processing

The sync processor of TW2816 detects horizontal and vertical synchronization signals in the composite. The TW2816 utilizes proprietary technology for locking to weak, noisy, or unstable signals such as those from on-air signal and fast forward or backward of VCR system.

Automatic Gain Control and Clamping

A patented digital gain and clamp control circuit restores the ac coupled video signal to a fixed dc level. The clamping circuit provides line-by-line restoration of the video pedestal level to a fixed dc reference voltage. In no AGC mode, the gain control circuit adjusts only the video sync gain to achieve desired sync amplitude so that the active video is bypassed regardless of the gain control. But when AGC mode is enabled, both active video and sync are adjusted by the gain control. The range of AGC is from –6dB to 18dB approximately. Additionally, an automatic white peak control circuit is included to prevent saturation in the case of abnormal proportion between sync and white peak level.

Horizontal Sync Processing

The horizontal synchronization processing contains a sync separator, a PLL and the related decision logic. The horizontal sync separator detects the horizontal sync by examining low-pass filtered video input whose level is lower than a threshold. Additional logic is also used to avoid false detection on glitches. The horizontal PLL locks onto the extracted horizontal sync in all conditions to provide jitter free image output. In case the horizontal sync is missing, the PLL is on free running status that matches the standard raster frequency.

Vertical Sync Processing

The vertical sync separator detects the vertical synchronization pattern in the input video signals. The field status is determined at vertical synchronization time. When the location of the detected vertical sync is inline with a horizontal sync, it indicates a frame start or the odd field start. Otherwise, it indicates an even field.



Color Decoding

Decimation Filter

The digitized composite video data at 2X pixel clock rate first passes through decimation filter. The decimation filter is required to achieve optimum performance and prevent high frequency components from being aliased back into the video image. Fig2 shows the characteristic of the decimation filter.





Fig2 The Characteristic of the Decimation Filter



Y/C Separation

A proprietary 4H adaptive comb filter is used for high quality luminance/chrominance separation from NTSC/PAL composite video signals. The 4H adaptive comb filter improves the luminance resolution and reduces noise such as cross-luminance and cross-color. The adaptive algorithm eliminates most of errors without introducing new artifacts or noise. To accommodate some viewing preferences, additional chrominance trap filters are also available in the luminance path. The Fig3 show the frequency response of notch filter for each system NTSC and PAL.





(b) Notch Filter for PAL

Fig3 The Characteristics of Luminance Notch Filter for PAL

Luminance Processing

The luminance signal is separated by adaptive comb or trap filter is then fed to a peaking circuit. The peaking filter enhances the high frequency components of the luminance signal via the YPEAK_GN (0x0B, 0x1B, 0x2B, 0x3B) register. The Fig4 shows the characteristics of the peaking filter for four different gain modes.




Fig4 The Characteristic of Luminance Peaking filter

The picture contrast and brightness adjustment is provided through CONT (0x09, 0x19, 0x29, 0x39) and BRT (0x0A, 0x1A, 0x2A, 0x3A) registers. The contrast adjustment range is from approximately 0 to 200 percent, and the brightness adjustment is in the range of ±25 IRE.



Chrominance Processing

Chrominance Demodulation

The chrominance demodulation is done by first quadrature mixing for NTSC and PAL. The mixing frequency is equal to the sub-carrier frequency of NTSC and PAL. After the mixing, a LPF is used to remove 2X carrier signal and yield chrominance components. The LPF characteristic can be selected for optimized transient color performance. In case of a mistuned IF source, IF compensation filter makes up for any attenuation at higher frequencies or asymmetry around the color sub-carrier. The gain for the upper chrominance side band is controlled by IFCOMP (0x47) register. The Fig5 and Fig6 show the frequency response of IF-compensation filter and chrominance LPF.




Fig5 The Characteristics of IF-compensation Filter






Fig6 The Characteristics of Chrominance Low Pass Filter

ACC (Automatic Color gain control)

The ACC (Automatic Color gain Control) compensates for reduced amplitudes caused by high frequency suppression in video signal. The range of ACC is from –6dB to 30dB approximately. For black & white video or very weak & noisy signals, the color will be off by the internal color killing circuit. The color killer function can also be always enabled or disabled by programming CKIL (0x0C, 0x1C, 0x2C, 0x3C) register.

Chrominance Gain, Offset and Hue Adjustment

The color saturation can be adjusted by changing the register SAT (0x08, 0x18, 0x28, 0x38). The Cb and Cr gain can be also adjusted independently by programming UGAIN (0x49) and VGAIN (0x4A) register. Likewise, the Cb and Cr offset can be programmed through U_OFF (0x4B) and V_OFF (0x4C) registers. Hue control is achieved with phase shift of the digitally controlled oscillator. The phase shift can be programmed through HUE (0x07, 0x17, 0x27, 0x37) register.

CTI (Color Transient Improvement)

A programmable Color Transient Improvement (CTI) is provided to enhance the color bandwidth. Low level noise enhancement can be suppressed by a programmable coring logic. Overshoot and undershoot are also removed by special circuit to prevent false color generation at the color edge.



Video Cropping

The cropping function allows only subsection of a video image to be output. The active video region is determined by HDELAY, HACTIVE, VDELAY and VACTIVE register as illustrated in Fig7. The first active line is defined by the VDELAY register and the first active pixel is defined by the HDELAY register. The VACTIVE register can be programmed to define the number of active pixels in a video field, and the HACTIVE register can be programmed to define the number of active pixels in a video line.

The horizontal delay register HDELAY determines the number of pixel delays between the horizontal reference and the leading edge of the active region. The horizontal active register HACTIVE determines the number of active pixels to be processed. Note that these values are referenced to the pixel number before scaling. Therefore, even if the scaling ratio is changed, the active video region used for scaling remains unchanged as set by the HDEALY and HACTIVE register. In order for the cropping to work properly, the following equation should be satisfied.

HDELAY + HACTIVE < Total number of pixels per line Where the total number of pixels per line is 858 for 60Hz and 864 for 50Hz


To process full size region, the HDELAY should be set to 32 and HACTIVE set to 720 for both 60Hz and 50Hz system.


The vertical delay register VDELAY determines the number of line delays from the vertical reference to the start of the active video lines. The vertical active register (VACTIVE) determines the number of lines to be processed. These values are referenced to the incoming scan lines before the vertical scaling. In order for the vertical cropping to work properly, the following equation should be satisfied.

VDELAY + VACTIVE < Total number of lines per field Where the total number of lines per field is 262 for 60Hz and 312 for 50Hz

To process full size region, the VDELAY should be set to 7 and VACTIVE set to 240 for 60Hz and the VDELAY should be also set to 4 and VACTIVE set to 288 for 50Hz.









Output Format

The TW2816 supports a standard ITU-R BT.656 format. All video data and timing signal of four channels are synchronous with the pins CLKPO or CLKNO output. Therefore, CLKPO or CLKNO can be connected to four channel interfaces for synchronizing data. And, the phase of CLKPO or CLKNO can be controlled by 2ns unit via the CLKP_DEL or CLKN_DEL (0x4D) registers independently.

ITU-R BT.656 Format

In ITU-R BT.656 format, SAV and EAV sequences are inserted into the data stream to indicate the active video time. It is noted that the number of active pixels per line is constant in this mode regardless of the actual incoming line length. The output timing is illustrated in Fig8. The SAV and EAV sequences are shown in Table2. An optional set of 656 SAV/EAV code sequence can be enabled to identify no-video status using the NOVID_656 bit (0x43).




Fig8 Timing Diagram of ITU-R BT.656 format

				1.000							
	Conditio	on	656 FVH Value			SAV/EAV Code Sequence					
Field	V time	H time	F	V	Н	First	Second	Third	Fou Normal	urth Option*	
EVEN	Blank	EAV	1	1	1	0xFF	0x00	0x00	0xF1	0x71	
EVEN	Blank	SAV	1	1	0	0xFF	0x00	0x00	0xEC	0x6C	
EVEN	Active	EAV	1	0	1	0xFF	0x00	0x00	0xDA	0x5A	
EVEN	Active	SAV	1	0	0	0xFF	0x00	0x00	0xC7	0x47	
ODD	Blank	EAV	0	1	1	0xFF	0x00	0x00	0xB6	0x36	
ODD	Blank	SAV	0	1	0	0xFF	0x00	0x00	0xAB	0x2B	
ODD	Active	EAV	0	0	1	0xFF	0x00	0x00	0x9D	0x1D	
ODD	Active	SAV	0	0	0	0xFF	0x00	0x00	0x80	0x00	


Table2 ITU-R BT.656 SAV and EAV Code Sequence

Note : * Option includes video loss information in ITU-R BT.656



Two Channel ITU-R BT.656 Time-multiplexed Format with 54MHz

The TW2816 supports two channel ITU-R BT.656 time-multiplexed format with 54MHz that is useful to security application requiring two channel outputs through one channel video port. The DUAL_CH (0x0D/0x1E/0x2E/0x3E) register enables the dual ITU-R BT.656 time-multiplexed format and the SEL_CH (0x0D/0x1E/0x2E/0x3E) register selects another channel output to be multiplexed with its own channel on each VD pins. To de-multiplex the time-multiplexed data in the back end chip, the channel ID can be inserted in the data stream using the CHID (0x42) register. Two kinds of channel ID format can be supported. One is horizontal blanking code with channel ID and the other is ITU-R BT.656 sync code with channel ID. The following Fig9 illustrates the timing diagram in the case of CH1 and CH2 time-multiplexed output through CH1 video output port.




g9 Timing Diagram of Two Channel Time-multiplexed Format with 54MHz

FN7736 Rev. 1.00 May 19, 2017



Four Channel CIF Time-multiplexed Format with 54MHz

Four channel CIF (360x480) time-multiplexed format is also provided for specific security application using the CIF_54M (0x75) register. For this format, each channel ITU-R BT.656 data stream is down-sampled into 13.5MHz ITU-R BT.656 data stream except the sync code. To reject an aliasing noise in this format, the HSCL_LPF (0x71) register should be set to high. Optionally, the vertical scaling can also be enabled to support Quad (360x240) format using the VSCL_ENA (0x71) register. Then, these four 13.5MHz ITU-R BT.656 data stream are time-multiplexed into 54MHz data stream. This format requires only one channel video port to transfer whole four channel CIF data independently so that it can be supported simultaneously with two channel Full D1 ITU-R BT.656 time-multiplexed format through the other video ports. To de-multiplex the time-multiplexed data in the back end chip, the channel ID can be inserted in the data stream using the CHID (0x42) register. Two kinds of channel ID format can be supported. One is horizontal blanking code with channel ID and the other is ITU-R BT.656 sync code will be skipped in the invalid line through the VSCL_SYNC (0x71) register. The following Fig10 and Table3 illustrate the timing diagram and detailed channel ID format for four channel CIF time-multiplexed format with 54MHz.



g10 Timing Diagram of 4 Ch CIF Time-multiplexed Format with 54MHz

Fi



Condition 6				656 FVH Value			SAV/EAV Code Sequence						
Field	Vtime	Htime	F	V	н	First	Second	Third		Fou	urth		
Field	vune	пшпе	Г	v	п	FIISL	Second	minu	Ch1	Ch2	Ch3	Ch4	
EVEN	Blank	EAV	1	1	1	0xFF	0x00	0x00	0xF <mark>0</mark>	0xF1	0xF <mark>2</mark>	0xF <mark>3</mark>	
EVEN	Blank	SAV	1	1	0	0xFF	0x00	0x00	0xE <mark>0</mark>	0xE1	0xE2	0xE <mark>3</mark>	
EVEN	Active	EAV	1	0	1	0xFF	0x00	0x00	0xD <mark>0</mark>	0xD1	0xD2	0xD3	
EVEN	Active	SAV	1	0	0	0xFF	0x00	0x00	0xC <mark>0</mark>	0xC1	0xC2	0xC3	
ODD	Blank	EAV	0	1	1	0xFF	0x00	0x00	0xB <mark>0</mark>	0xB1	0xB <mark>2</mark>	0xB <mark>3</mark>	
ODD	Blank	SAV	0	1	0	0xFF	0x00	0x00	0xA <mark>0</mark>	0xA1	0xA2	0xA3	
ODD	Active	EAV	0	0	1	0xFF	0x00	0x00	0x9 <mark>0</mark>	0x91	0x9 <mark>2</mark>	0x9 <mark>3</mark>	
ODD	Active	SAV	0	0	0	0xFF	0x00	0x00	0x8 <mark>0</mark>	0x81	0x8 <mark>2</mark>	0x8 <mark>3</mark>	

Table3 The Channel ID Format for 4 Ch CIF Time-multiplexed Format with 54MHz

(a) ITU-R BT.656 Sync Code with Channel ID

Channel	H Blanking Code with Channel ID						
onamici	Y	Cb	Cr				
Ch1	8'h1 <mark>0</mark>	8'h8 <mark>0</mark>	8'h8 <mark>0</mark>				
Ch2	8'h11	8'h81	8'h81				
Ch3	8'h1 <mark>2</mark>	8'h82	8'h8 <mark>2</mark>				
Ch4	8'h1 <mark>3</mark>	8'h8 <mark>3</mark>	8'h8 <mark>3</mark>				

(b) Horizontal Blanking Code with Channel ID



Extra Sync Output

The additional timing information such as syncs and field flag are also supported through the MPP pins. The video output timing is illustrated in Fig11 and Fig12.





Fig11 Vertical Timing for 60Hz / 50Hz Video





 $\label{eq:timing1} Timing1: 40 \ system \ clock(54MHz) \ for the \ Even \ field \ with \ VSMODE=1 \ or \ Odd \ field \ Timing2: 1760 \ system \ clock(54MHz) \ for the \ Even \ field \ with \ VSMODE=0$

Fig12 Horizontal and Vertical Timing in Video Output

Output Enabling Act

After power-up, the TW2816 registers have unknown values. The RSTB pin must be asserted and released to bring all registers to its default values. After reset, the TW2816 data outputs are tristated. The OE (0x43) register should be written after reset to enable outputs desired.




Host Interface

Serial Interface

The two wire serial bus interface is used to allow an external micro-controller to write to or read from the data through the TW2816 register. The SCLK is the serial clock and SDAT is the data line. Both lines are pulled high by the resistors connected to VDD. The SADD[1:0] defines two LSB of the slave device address by tying the SADD pins either to VDD or GND.

Ī	Slave Address								
	0	1	0	1	0	SADD[1]	SADD[0]	1 = Read 0 = Write	

The TW2816 supports auto index increments in write/read mode if the data are in sequential order. Data transfer rate on the bus is up to 400 Kbits/s.




b) Read Mode Fig13 Timing Chart of Serial Interface




Interrupt Interface

The TW2816 provides the interrupt request function using an IRQ pin so that the host does not need to waste much resource to detect video from TW2816. To use interrupt request function, the interrupt request should be enabled by the IRQENA (0x5C) and polarity of the IRQ pin should be selected by the IRQPOL (0x5C). Also, each channel of video detection should be enabled by the VDET_ENA (0x5B). Then, the interrupt mode should be defined by the VDET_MODE (0x5C) that control the time to request interrupt and set the status register VDET_STATE (0x5A). The Fig14 shows operation of interrupt when the VDET_MODE are 2 and 3. The IRQ pin is cleared automatically by reading the VDET_STATE. When the VDET_MODE is 1 or 2, the status register VDET_STATE will also be cleared automatically by reading VDET_STATE. However, when the VDET_MODE are 3, the status register VDET_STATE will not be cleared automatically, but has the same value as actual status of video detection flag.



(a) Status Register of Automatic Cleared Mode



(b) Status Register same as Video Detection Flag Mode Fig14 Timing Diagram of Interrupt Interface



Control Register

Register Map

	Add	lress		Maamania	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
CH1	CH2	CH3	CH4	Mnemonic	ЫТ7	ыю	спа	DI14	ытэ	DIIZ	ЫП	ыто
0x00	0x10	0x20	0x30	VIDSTAT *		DET_FORMAT* DET_COLOR*		LOCK_COLOR*	LOCK_GAIN*	LOCK_OFST*	LOCK_HPLL*	
0x01	0x11	0x21	0x31	FORMAT	IFMTMAN		IFORMAT	•	AGC	PEDEST	DET_NONSTD *	DET_FLD60 *
0x02	0x12	0x22	0x32	HDELAY	HDE				AY [7:0]			
0x03	0x13	0x23	0x33	HACTIVE		HACTIVE [7:0]						
0x04	0x14	0x24	0x34	VDELAY		HDELAY [7:0]						
0x05	0x15	0x25	0x35	VACTIVE				HACT	IVE [7:0]			
0x06	0x16	0x26	0x36	MSB_ACTV	0	0	VACTIVE [8]	VDELAY [8]	HACTIN	/E [9:8]	HDELA	Y [9:8]
0x07	0x17	0x27	0x37	HUE				F	IUE			
0x08	0x18	0x28	0x38	SAT				S	SAT			
0x09	0x19	0x29	0x39	CONT				C	ONT			
0x0A	0x1A	0x2A	0x3A	BRT				E	BRT			
0x0B	0x1B	0x2B	0x3B	LUMCON	YBWI	COM	IBMD	YPEAK_MD		YPEA	K_GN	
0x0C	0x1C	0x2C	0x3C	COLRCON	0	0	CK	(ILL		CTI_	GN	
0x0D	0x1D	0x2D	0x3D	CH_CON	0	BGND_EN	ND_EN BGND_COLR ANA_SW SW_RESET DUAL_CH SEL_			_CH		
0x0E	0x1E	0x2E	0x3E	ANA_FIL	0	0	0	1	0	0	0	1

Note : * Read only registers



Address	Magazzia	DITZ	DITO	DITE	DIT4	DITO	DITO	DIT1	DITO	
CH1 CH2 CH3 CH4	Mnemonic	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
0x40	DET_SYNC *	FLD4*	FLD3*	FLD2*	FLD1*	VAV4*	VAV3*	VAV2*	VAV1*	
0x41	PEAKAGC1	WPEA	K_MD4	WPEAK_MD3		WPEA	K_MD2	WPEA	K_MD1	
0x42	PEAKAGC2	CH	HID	WPEA	K_REF	WPEA	K_RNG	WPEA	K_TIME	
0x43	MISC	OE	AUTO_BGND	LIM16	NOVID_656	CLKN_OEB	CLKP_OEB	CLKN_MD	CLKP_MD	
0x44	AGC TIME	0	1	0 0		GNT	IME	OS	TIME	
0x45	HSWIDTH	1	0			HSW	IDTH			
0x46	SYNCPOL	FLDN	NODE	VSMODE	FLDPOL	HSPOL	VSPOL	1	0	
0x47	CFILTER	IFC	OMP	CL	PF	ACC	TIME	APC	TIME	
0x48	CDEL	0	1	C_C	ORE	0		CDEL		
0x49	U_GAIN				U_(U_GAIN				
0x4A	V_GAIN				V_0					
0x4B	U_OFF				U_	OFF				
0x4C	V_OFF				V_	OFF				
0x4D	CLK_MD		CLKN	I_DEL			CLKP_	_DEL		
0x4E	CLK_DEL1	GPP_VAL2		MPP_MODE2		GPP_VAL1		MPP_MODE1		
0x4F	CLK_DEL2	GPP_VAL4		MPP_MODE4		GPP_VAL3		MPP_MODE3	MPP_MODE3	
0x50	ADC_PWDN	0	0	1	1	ADC_PWDN4	ADC_PWDN3	ADC_PWDN2	ADC_PWDN1	
0x51	NOVID_MD	0	0	0	0	NOVI	D_MD	1	1	
0x52	RESERVED	0	0	0	0	0	1	0	1	
0x53	RESERVED	0	0	0	0	0	0	0	0	
0x54	RESERVED	0	0	0	0	0	0	0	0	
0x55	RESERVED	1	0	0	0	0	0	0	0	
0x56	RESERVED	0	0	0	0	0	1	1	0	
0x57	RESERVED	0	0	0	0	0	0	0	0	
0x58	DEV_ID *	0	1	0	0	0	0	0	0	
0x59	DEV_ID *	0	0	1	0	0	0	0	0	
0x5A	VDET_STATE*					VDET_STATE				
0x5B	VDET_ENA	0	0	0	0	VDET_ENA				
0x5C	VDET_MODE	IRQENA	IRQPOL	1	0	0	0	VDET	MODE	

Note : * Read only registers



Address		DITT	DITO	DITE		DITO	DITO	DIT	DITO
CH1 CH2 CH3 CH4	Mnemonic	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
0x60	RESERVED	0	0	0	0	0	0	0	0
0x61	RESERVED	0	0	0	0	0	0	0	0
0x62	RESERVED	0	0	0	0	0	0	0	0
0x63	RESERVED	0	0	0	0	0	0	0	0
0x64	RESERVED	0	0	0	0	0	0	0	0
0x65	RESERVED	0	0	0	0	0	0	0	0
0x66	RESERVED	0	0	0	0	0	0	0	0
0x67	RESERVED	0	0	0	0	0	0	0	0
0x68	RESERVED	0	0	0	0	0	0	0	0
0x69	RESERVED	0	0	0	0	0	0	0	0
0x6A	RESERVED	0	0	0	0	0	0	0	0
0x6B	RESERVED	0	0	0	0	0	0	0	0
0x6C	RESERVED	0	0	0	0	0	0	0	0
0x6D	RESERVED	0	0	0	0	0	0	0	0
0x6E	RESERVED	0	0	0	0	0	0	0	0
0x6F	RESERVED	0	0	0	0	0	0	0	0
0x70	RESERVED	0	0	0	0	0	0	0	0
0x71	CIF_MODE	HSCL_LPF	VSCL_ENA	VSCL_SYNC	0	0	0	0	0
0x72	RESERVED	0	0	0	0	0	0	0	0
0x73	RESERVED	0	0	0	0	0	0	0	0
0x74	RESERVED	0	0	0	0	0	0	0	0
0x75	CIF_54M	0	0	0	0	CIF_54M4	CIF_54M3	CIF_54M2	CIF_54M1

Note : * Read only registers



Recommended Value

	Add	ress					
CH1	CH2	CH3	CH4	Mnemonic	NTSC	PAL	Non-realtime
0x00	0x10	0x20	0x30	VIDSTAT *	8'h00		
0x01	0x11	0x21	0x31	FORMAT	C8	88	
0x02	0x12	0x22	0x32	HDELAY	20		
0x03	0x13	0x23	0x33	HACTIVE	D0		
0x04	0x14	0x24	0x34	VDELAY	06	05	
0x05	0x15	0x25	0x35	VACTIVE	F0	20	
0x06	0x16	0x26	0x36	MSB_ACTV	08	28	
0x07	0x17	0x27	0x37	HUE	80		
0x08	0x18	0x28	0x38	SAT	80		
0x09	0x19	0x29	0x39	CONT	80		
0x0A	0x1A	0x2A	0x3A	BRT	80		
0x0B	0x1B	0x2B	0x3B	LUMCON	02	82	
0x0C	0x1C	0x2C	0x3C	COLRCON	06		
0x0D	0x1D	0x2D	0x3D	OUTFMT	00		
0x0E	0x1E	0x2E	0x3E	RESERVED	11		
	0x	40		DET_SYNC *	00		
	0x	41		PEAKAGC1	00		
	0x	42		PEAKAGC2	00		
	0x	43		MISC	CO		
	0x	44		AGCTIME	45		4F
	0x	45		HSWIDTH	A0		
	0x	46		SYNCPOL	D0		10
	0x	47		CFILTER	2F		
	0x	48		CDEL	64		
	0x4	49		U_GAIN	80		
	0x4	1A		V_GAIN	80		
	0x4	4B		U_OFF	82		
	0x4	1C		V_OFF	82		
	0x4	1D		CLK_CON	80		
	0x4	1E		MPP_MODE1	00		
	0x4	4F		MPP_MODE2	00		
	0x	50		ADC_PWDN	30		
	0x	51		NOVID_MD	0F		00
	0x	52		RESERVED	05		
	0x			RESERVED	00		
	0x	54		RESERVED	00		
	0x	55		RESERVED	80		88
	0x	56		RESERVED	06		
	0x	57		RESERVED	00		
	0x			DEV_ID *	40		
	0x			DEV_ID *	20		
	0x	5A		STATE_DET	00		
	0x			VDET_ENA	0F		
	0x	5C		DET_MODE	00		
	0x	60		RESERVED	00		
	0x	61		RESERVED	00		
	0x	62		RESERVED	00		
	0x	63		RESERVED	00		
	0x	64		RESERVED	00		



Address CH1 CH2 CH3 CH4	Mnemonic	NTSC	PAL	Non-realtime
		00		
0x65	RESERVED	00		
0x66	RESERVED	00		
0x67	RESERVED	00		
0x68	RESERVED	00		
0x69	RESERVED	00		
0x6A	RESERVED	00		
0x6B	RESERVED	00		
0x6C	RESERVED	00		
0x6D	RESERVED	00		
0x6E	RESERVED	00		
0x6F	RESERVED	00		
0x70	RESERVED	00		
0x71	CIF_MODE	00		
0x72	RESERVED	00		
0x73	RESERVED	00		
0x74	RESERVED	00		
0x75	OUT_54M	00		

Note : Blanks is the same value as NTSC value



Register Description

CH Ir	adax			Vide	eo Status F	lag (Read	only)			
	ndex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
2 (3 (0x00 0x10 0x20 0x30		DET_ FORMAT		DET_ COLOR	LOCK_ COLOR	LOCK_ GAIN	LOCK_ OFST	LOCK_ HPLL	
DET_FC	AMAC	Т	Status of vid 0 PAL-B/I 1 PAL-M 2 PAL-N 3 PAL-60 4 NTSC-4 5 NTSC-4 6 NTSC-4) Л I.43	d detection	(Read only	<i>י</i>)			
DET_CO	olor	l	 Status of color detection (<i>Read only</i>) 0 Color is not detected 1 Color is detected 							
LOCK_(COLO	R	 Status of locking for color demodulation loop (<i>Read only</i>) Color demodulation loop is not locked Color demodulation loop is locked 							
LOCK_(GAIN		 Status of locking for AGC loop <i>(Read only)</i> 0 AGC loop is not locked 1 AGC loop is locked 							
LOCK_OFST Status of locking for clamping loop (<i>Read only</i>) 0 Claming loop is not locked 1 Claming loop is locked										
LOCK_HPLLStatus of locking for horizontal PLL (Read only)0Horizontal PLL is not locked1Horizontal PLL is locked										



СН	Index	Input Video Format											
CIT	Index	[7]	[7] [6] [5] [4] [3] [2] [1]										
1	0x01												
2	0x11	IFMTMAN				AGC	PEDEST	DET_	DET_				
3	0x21		IFORMAT			AGC PEL	PEDESI	NONSTD *	FLD60 *				
4	0x31												

Notes : * Read only bits

IFMTMAN	Setting video standard manually with IFORMAT
	0 Detect video standard automatically according to incoming video
	signal (default)
	1 Video standard is selected with IFORMAT
IFORMAT	Force the device to operate in a particular video standard when IFMTMAN is
	high or to free-run in a particular video standard on no-video status when
	IFMTMAN is low
	0 PAL-B/D (default)
	1 PAL-M
	2 PAL-N
	3 PAL-60
	4 NTSC-M
	5 NTSC-4.43
	6 NTSC-N
AGC	Enable the AGC
	0 Disable the AGC (default)
	1 Enable the AGC
PEDEST	Enable gain correction for 7.5 IRE black (pedestal) level
	0 No pedestal level (0 IRE is ITU-R BT.656 code 16) (default)
	1 7.5 IRE setup level (7.5 IRE is ITU-R BT.656 code 16)
DET_NONSTD	Status of non-standard video detection (Read only)
	0 The incoming video source is standard
	1 The incoming video source is non-standard
DET_FLD60	Status of field frequency of incoming video (Read only)
	0 50Hz field frequency
	1 60Hz field frequency



СН	Index		Horizontal Delay Control										
	IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
1	0x06												
2	0x16	0	0	VACTIVE[8]		VDELAY[8] HACITIVE[9:8]			AY[9:8]				
3	0x26	0	0	VACTIVE[0]	VDELATIO	HAGHI	v∟[9.0]	HDEL/	41[9.0]				
4	0x36												
1	0x02												
2	0x12			HDELAY[7:0]									
3	0x22												
4	0x32												

HDELAY This 10bit register defines the starting location of horizontal active pixel. A unit is 1 pixel. The default value is decimal 32.

СН	Index			Нс	orizontal A	ctive Cont	rol			
	muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x06									
2	0x16	0	0						A V[0.0]	
3	0x26	0	0	VACTIVE[8]	VDELATIO	HACITI	VE[9:8]	ndel/	AY[9:8]	
4	0x36									
1	0x03									
2	0x13			HACTIVE[7:0]						
3	0x23									
4	0x33									

HACTIVE

This 10bit register defines the number of horizontal active pixel. A unit is 1 pixel. The default value is decimal 720.



СН	Index	Vertical Delay Control										
CIT	IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x06											
2	0x16	0	0	VACTIVE[8]		VDELAY[8] HACITIVE[9:8]			AY[9:8]			
3	0x26	0	0	VACTIVE[0]	VDELATIO	HAGHI	v⊏[9.0]	HDEL/	41[9.0]			
4	0x36											
1	0x04											
2	0x14											
3	0x24			VDELAY[7:0]								
4	0x34											

VDELAY This 9bit register defines the starting location of vertical active. A unit is 1 line. The default value is decimal 6.

СН	Index			V	ertical Act	ive Contro	bl			
CIT	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x06						-			
2	0x16	0	0				VE[9:8]	HDELAY[9:8]		
3	0x26	0	0	VACTIVE[8]	VDELATIO	HACITI	v⊏[ə.o]	ndel/	41[9.0]	
4	0x36									
1	0x05									
2	0x15			VACTIVE[7:0]						
3	0x25									
4	0x35									

This 9bit register defines the number of vertical active lines. A unit is 1 line. The default value is decimal 240.

VACTIVE



СН	Index	Hue Control								
CIT		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x07									
2	0x17									
3	0x27	HUE								
4	0x37									

HUE

Control the hue information. The resolution is 1.4° / LSB.

0	-180°
:	:
128	0° (default)
:	:
255	180°

СН	Index	Saturation Control								
on		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x08									
2	0x18	CAT								
3	0x28	SAT								
4	0x38									

SAT

Control the color saturation. The resolution is 0.8% / LSB.

0	0 %
:	:
128	100 % (default)
:	:
255	200 %



СН	Index	Contrast Control								
CII		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x09		CONT							
2	0x19									
3	0x29	CONT								
4	0x39									

CONT

Control the contrast. The resolution is 0.8% / LSB.

0 0% : : 128 100% (default) : : 255 200%

СН	Index	Brightness Control								
on		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x0A									
2	0x1A	DDT								
3	0x2A	BRT								
4	0x3A									

BRT

Control the brightness. The resolution is 0.2IRE / LSB.

0	-25 IRE
:	:
128	0 (default)
:	:
255	25 IRE



CH Index		Luminance Peaking Control										
CH Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
1 0x0B 2 0x1B 3 0x2B 4 0x3B	YBWI	COM	IBMD	YPEAK_ MD		YPEA	K_GN					
YBWI	Select 0 1	Narrow		er mode trap filter mo p filter mod		lt)						
COMBMD		1 Adaptive	ap filter mo	r mode (def	ault)							
YPEAK_MD	Select 0 1	4~5 MH	luminance peaking frequency band 4~5 MHz frequency band (default) 2~4 MHz frequency band									
YPEAK_GN	Control 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	No peak 12.5 % 25 % 37.5 % 50 % 62.5 % 75 % 87.5 % 100 % 112.5 % 137.5 % 2 150 % 3 162.5 % 4 175 %	0									



СН	Index		Color Killer and CTI Control							
СП	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x0C									
2	0x1C	0	0	Cł	<ill< td=""><td></td><td>CTI</td><td>GN</td><td></td></ill<>		CTI	GN		
3	0x2C						-	_		
4	0x3C									
CKIL		Contro	I the color I	killing mode	Э					
				-	de (default)					
		2		always aliv						
		3	Color is	always kill	ed					
CTI_0	GN		ontrol the C	CTI gain						
		0	No CTI							
1 12.5 %										
		2								
		3	37.5 %							
		4								
		5								
		6	·	lefault)						
		7 8								
		8 9	100 % 112.5 %							
		9 1()						
		1.								
		12								
		13								
		14								
		15)						



СН	Index				Channel	Control						
СП	muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x0D											
2	0x1D	0	BGNDEN	BGNDCLR	0	SW_	DUAL CH	SEL	СН			
3	0x2D					RESET	_		_			
4	0x3D											
BGNI	DEN	Contro	ol the backg	round color	· on/off							
			-		lisplayed (d	efault)						
			ackground	-		,						
BGN	DCLR	Select	the backgr	ound color	only if BGN	DEN bit is l	nigh					
		0	Blue co	lor (default)								
		1	1 Black color									
		_										
SW_I	RESET				e except co							
				-	n a few cloc	ks after en	abled.					
		0 1		operation (soft reset	default)							
		I	Enable	son reset								
DUAI	СН	Enable	e dual ITU-F	3 BT.656 fo	rmat with ti	me-multiple	exed 54MHz	7				
		0			.656 forma	•						
		1				. ,	plexed 54N	lHz				
SEL_	СН	Select	another ch	annel outp	ut to be mu	ltiplexed w	ith its own	channel on	each VD			
		pins										
		0		tput (defaul	t)							
		1		•								
		2		•								
		3	CH4 ou	tput								



СН	Index		Reserved									
CIT	IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x0E											
2	0x1E	0	0	0	4	0	0	0	4			
3	0x2E	U	0	0	I	0	0	0	I			
4	0x3E											

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index		Vertical Sync and Field Flag (Read only)										
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0x40		FLD VAV										

FLDStatus of the field flag for corresponding channelFLD[3:0] stands for CH4 to CH1. (Read only)

- 0 Odd field when FLDPOL (0x46) = 1
- 1 Even field when FLDPOL (0x46) = 1

VAV Status of the vertical active video signal for corresponding channel VAV[3:0] stands for CH4 to CH1. (*Read only*)

- 0 Vertical blanking time
- 1 Vertical active time



Index		Automatic White Peak Control Mode											
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]					
0x41	WPEAK_MD4		WPEAK_MD3		WPEA	K_MD2	WPEA	K_MD1					

WPEAK_MD Select the automatic white peak control mode.

WPEAK_MD1~4 stands for CH1 to CH4.

- 0 No automatic white peak control (default)
- 1 Suppress the excessive white peak level into WPEAK_REF level
- 2 Increase the low level into WPEAK_REF level
- 3 Suppress and Increase the input level into WPEAK_REF level

	Index			Automatic	White Pea	k Control	Parameter		
	muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0x42	CHI	D_MD	WPEA	K_REF	WPEA	K_RNG	WPEA	K_TIME
C	HID_MD			Channel ID		ime-multiple	exed 54MH	z output	
				annel ID (de with the spe	,	PT 656 SV	na Cada		
				with the spe					
				with the spe			-	atal blankin	n oodo
			5 UNID	with the spe		D1.000 Syl			JCOUE
V	VPEAK_RE	F		RE	reference l	evel for aut	omatic whit	e peak con	trol
V	VPEAK_RN	١G				ite peak co	ntrol		
V	VPEAK_TII	ME		e time const er (default)	ant of auton	natic white	oeak contro	I loop	



	Index			Misce	ellaneous F	unction Co	ontrol					
	index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
	0x43	OE	AUTO_ BGND	LIM16	NOVID_ 656	CLKN_ OEB	CLKP_ OEB	CLKN_MD	CLKP_MD			
C	DE		(defau	s are Tri-st	ate except o	clock outpu	t (CLKPO,	CLKNO) pir	ı			
ŀ	AUTO_BGN	ID		e the auto b	round mode background ackground	mode (defa		tected				
L	LIM16		 Control the output range Output ranges are limited to 2 ~ 254 (default) Output ranges are limited to 16 ~ 239 									
1	NOVID_656	;	 Select the optional set of 656 SAV/EAV code for No-video status Normal ITU-R BT.656 SAV/EAV code (default) An optional set of ITU-R BT.656 SAV/EAV code for No-video status 									
(CLKN_OEB			tri-state of is enabled is Tri-state	(default)							
(CLKP_OEB			tri-state of t is enabled t is Tri-state	(default)							
(CLKN_MD		Control the 0 27MH 1 54MH	z (default)	iency of CL	KNO pin						
(CLKP_MD		Control the 0 27MHz 1 54MHz	z (default)	iency of CL	KPO pin						



	Index			AGC ar	nd Clamp L	oop Time	Control				
	muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
	0x44	0	1	0	0	GNT	IME	OST	IME		
C	GNTIMEControl the time constant of gain tracking loop0Slower1Slow (default)2Fast3Faster										
C	DSTIME		Control the 0 Slower 1 Slow (2 Fast 3 Faster		ant of offset	tracking loo	qc				



Index		Horizontal Sync Pulse Width Control											
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]					
0x45	1	1 0 HSWIDTH											

HSWIDTH Define the width of horizontal sync output. A unit is 1 pixel. The default value is decimal 32.

ĺ	Index			Syr	nc Pulse Po	olarity Con	trol		
	muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0x46	FLDN	NODE	VSMODE	FLDPOL	HSPOL	VSPOL	1	0
F	LDMODE		Select the f	ield flag gei	neration mo	ode			
			0 Field fl	ag is detec	ted from inc	coming vide	o (default)		
			1 Field fl	ag is gener	ated from s	mall accum	nulator of de	etected field	
				ag is gener	ated from n	nedium acc	umulator of	detected fi	eld
			3 Field fl	ag is gener	ated from la	arge accum	ulator of de	tected field	
١	/SMODE		Control the		0	•			
				-	-		sync of inco	ming video	(default)
			1 VS and	d field flag i	s aligned w	ith HS			
_									
ŀ	LDPOL		Select the F						
				eld is high (default)				
			1 Even f	ield is high					
	ISPOL		Select the I	IC polority					
ſ	13FUL				tion (dofoul	+)			
				•	tion (defaul	()			
			1 High fo	or sync dura					
١	/SPOL		Select the V	/S polarity					
					tion (defaul	t)			
				or sync dura	`	-/			



Index				Color Filt	er Control			
maex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x47	IFCO	MP	C	LPF	ACC	TIME	APC	TIME
-COMP	c	Soloot the l		nation filtor r	nada			
	0		-	nsation filter r n (default)	noue			
	1		•	(uerault)				
	2							
	3							
		+3 UD/						
LPF	S	Select the (Color LPF	mode				
	0	550KH	lz bandwi	dth				
	1	750KH	lz bandwi	dth (default)				
	2	950KH	lz bandwi	dth				
	3	1.1MH	z bandwie	dth				
CCTIME	C	Control the	time cons	stant of auto of	color contro	gool la		
	0					•		
	1	Slow						
	2	Fast						
	3	Faster	(default)					
PCTIME	C	Control the	time cons	stant of auto p	ohase cont	rol loop		
	0							
	1	Slow						
	2	Fast						
	3	Faster	(default)					



	Index			Chrom	a Coring a	nd Delay C	Control		
	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0x48	0	1	C_C	ORE	0		CDEL	
C_CORE Coring to reduce the noise in the chrominance 0 No coring 1 Coring value is within 128 +/- 1 range 2 Coring value is within 128 +/- 2 range (default) 3 Coring value is within 128 +/- 4 range									
C	DEL		Adjust the g 0 -2.0 pi: 1 -1.5 pi: 2 -1.0 pi: 3 -0.5 pi:	group delay kel kel kel el (default) el		4 range ance path r	elative to lu	minance	



Index				UG	ain			
maex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x49				U_0	AIN			

U_GAIN Adjust gain for U (or Cb) component. The resolution is 0.8% / LSB.

0 0% : : 128 100% (default) : : 255 200%

Index		V Gain									
Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0x4A				V_G	AIN						

V_GAIN Adjust gain for V (or Cr) component. The resolution is 0.8% / LSB. 0 0% : : 128 100% (default) : : 255 200%



Index		U Offset							
Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0x4B				U_(OFF				

U_OFF U (or Cb) offset adjustment register. The resolution is 0.4% / LSB. 0 -50 %

U	00 /0
:	:
128	0 % (default)
:	:
255	50 %

Index								
muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4C				۷_۵	OFF			

V_OFF V (or Cr) offset adjustment register. The resolution is 0.4% / LSB. 0 -50 % : : 128 0 % (default) : : 255 50 %



	Index			Clo	ck Output	Delay Con	trol			
	IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
	0x4D		CLKN	_DEL			CLKP	_DEL		
C	CLKN_DEL Control the clock delay of CLKNO pin. The delay can be controlled with 1ns step for 54MHz / 2ns step for 27MHz. The default value is "0".									
CLKP_DEL Control the clock delay of CLKPO pin. The delay can be controlled with 1ns step for 54MHz / 2ns step for 27 The default value is "0".							27MHz.			



Index		MPP Pin Output Mode Control									
muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0x4E	GPP_VAL2	Ν	/IPP_MODE	2	GPP_VAL1	1 MPP_MODE1					
0x4F	GPP_VAL4	Ν	/IPP_MODE	4	GPP_VAL3	Ν	3				

GPP_VAL Select the general purpose value through the MPP pin

- 0 "0" value (default)
- 1 "1" value

MPP_MODE Select the output mode for MPP pins

- 0 Horizontal sync output (default)
- 1 Vertical sync output
- 2 Field flag output
- 3 Horizontal active signal output
- 4 Vertical active & horizontal active signal output
- 5 No video flag
- 6 Not supported
- 7 GPP_VAL



Index	ADC Power Down									
IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0x50	0	0	1	1		ADC_I	PDWN			

ADC_PWDN

Power down the video ADC.

ADC_PWDN[3:0] stands for CH4 to CH1.

0 Normal operation (default)

1 Power down

Index	NO-Video Mode Control							
muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x51	0	0	0	0	NOVI	D_MD	1	1

NOVID_MD

Select the No-video flag generation mode

0 Faster

1 Fast

2 Slow

3 Slower (default)



Index		Reserved										
Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0x52	0	0	0	0	0	1	0	1				
0x53	0	0	0	0	0	0	0	0				
0x54	0	0	0	0	0	0	0	0				
0x55	1	0	0	0	0	0	0	0				
0x56	0	0	0	0	0	1	1	0				
0x57	0	0	0	0	0	0	0	0				

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index	Device and Revision ID Flag (Read only)								
IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0x58	DEV_	DEV_ID[6:5]		0 0 0 0					
0x59			DEV_ID[4:0]				REV_ID		

DEV_ID The TW2816 product ID code is "7'b0100100". (*Read only*)

REV_ID The revision number is "3'b000". (Read only)



Index	State of Video Detection									
IIIUEX	[7] [6]		[5]	[4]	[3]	[2]	[1]	[0]		
0x5A	0	0	0	0	VDET_STATE					

VDET_STATE

State of Video detection.

These bit is activated according to VDET_MODE

[0] : Video input VIN1.

- [1] : Video input VIN2.
- [2] : Video input VIN3.
- [3] : Video input VIN4.
- 0 Inactivated
- 1 Activated



Index	Video Detection Enable								
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0x5B	0	0	0	0	VDET_ENA				

VDET_ENA Enable state register updating and interrupt request of video detection for each input.

[0] : Video input VIN1.

[1] : Video input VIN2.

[2] : Video input VIN3.

[3] : Video input VIN4.

0 Disable state register updating and interrupt request

1 Enable state register updating and interrupt request (default)



	Index				IRQ E	nable			
	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0x5C	IRQENA	IRQPOL	1	0	0	0	VDET_	MODE
II	IRQENA Enable/Disable the interrupt request through the IRQ pin. 0 Disable (default) 1 Enable								
II	IRQPOLSelect the polarity of interrupt request through the IRQ pin.0Falling edge requests the interrupt and keeps its state until cleared (default)						ured		
			1 Rising	edge reque	ests the inte	rrupt and k	eeps its sta	te until clea	red
VDET_MODEDefine the polarity of state register and interrupt request for video detection.0Never request interrupt by the video detection1Make the interrupt request rising only when the video signal comes in2Make the interrupt request falling only when the video signal goes out3Make the interrupt request rising and falling when the video comes in and goes out (default)						mes in ves out			



Index				Rese	erved			
Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x60	0	0	0	0	0	0	0	0
0x61	0	0	0	0	0	0	0	0
0x62	0	0	0	0	0	0	0	0
0x63	0	0	0	0	0	0	0	0
0x64	0	0	0	0	0	0	0	0
0x65	0	0	0	0	0	0	0	0
0x66	0	0	0	0	0	0	0	0
0x67	0	0	0	0	0	0	0	0
0x68	0	0	0	0	0	0	0	0
0x69	0	0	0	0	0	0	0	0
0x6A	0	0	0	0	0	0	0	0
0x6B	0	0	0	0	0	0	0	0
0x6C	0	0	0	0	0	0	0	0
0x6D	0	0	0	0	0	0	0	0
0x6E	0	0	0	0	0	0	0	0
0x6F	0	0	0	0	0	0	0	0
0x70	0	0	0	0	0	0	0	0
0x72	0	0	0	0	0	0	0	0
0x73	0	0	0	0	0	0	0	0
0x74	0	0	0	0	0	0	0	0

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.



Ī	Index				CIF M	lode			
	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0x71	HSCL_LPF	VSCL_ENA	VSCL_SYNC	0	0	0	0	0
F	 HSCL_LPF Enable the horizontal LPF for CIF time-multiplexed format with 54MHz. 0 Full bandwidth (default) 1 3.375MHz bandwidth 								Hz.
VSCL_ENA Enable the vertical scaler for CIF time-multiplexed format with 54MHz. 0 Full size for vertical direction (default) 1 Half size for vertical direction							łz.		
VSCL_SYNC Enable the optional ITU-R BT.656 sync code format. 0 Standard ITU-R BT.656 sync code (default) 1 Skip ITU-R BT.656 sync code for non-valid vertical line									

Index	Four Channel CIF Time-multiplxed Format									
mdex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0x75	0	0	0	0	CIF_54M4	CIF_54M3	CIF_54M2	CIF_54M1		

CIF_54M

Enable four channel CIF time-multiplexed format with 54MHz CIF_54M1~4 stands for CH1 to CH4.

0 Standard ITU-R BT.656 format (default)

1 Four channel CIF time-multiplexed format with 54MHz



Electrical Information

Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Units
VDDV (measured to VSSV)	VDDvm	-0.5		2.3	V
VDDA (measured to VSSA)	VDDAM	-0.5		2.3	V
VDDI (measured to VSS)	VDDIM	-0.5		2.3	V
VDDO (measured to VSS)	VDDOM	-0.5		4.5	V
Digital Input/Output Voltage	-	-0.5		4.5	V
Analog Input Voltage	-	-0.5		2.0	V
Storage Temperature	Ts	-65		150	°C
Junction Temperature	TJ	0		125	°C
Vapor Phase Soldering (15 Seconds)	T _{VSOL}			220	°C

Note : Long-term exposure to absolute maximum ratings may affect device reliability, and permanent damage may occur if operate exceeding the rating. The device should be operated under recommended operating condition.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Units
VDDV (measured to VSSV)	VDDv	1.62	1.8	1.98	V
VDDI (measured to VSS)	VDD	1.62	1.8	1.98	V
VDDO (measured to VSS)	VDDo	3.0	3.3	3.6	V
Analog Input Voltage(AC coupling required)	VAIN	0	0.5	1.0	V
Ambient Operating Temperature	T _A	0		70	°C

Note : Power On/Off sequence should keep the following rule.

- Apply power to VDDV, VDDI and VDDO at the same time
- If it is difficult to apply the power to these pins at the same time, apply the power to VDDO first and to VDDV, VDDI later.
- Cut the power of VDDV, VDDI and VDDO at the same time
- If it is difficult to cut the power of these pins at the same time, cut the power of VDDV, VDDI first and of VDDO later



DC Electrical Parameters

Parameter	Symbol	Min	Тур	Max	Units
Digital Inputs			-		
Input High Voltage (TTL)	VIH	2.0		5.5	V
Input Low Voltage (TTL)	VIL	-0.3		0.8	V
Input Leakage Current (@VI=2.5V or 0V)	١L			±10	uA
Input Capacitance	Cin		6		pF
Digital Outputs					
Output High Voltage	V _{OH}	2.4			V
Output Low Voltage	Vol			0.4	V
High Level Output Current (@V _{OH=} 2.4V)	I _{OH}	6.3	12.8	21.2	mA
Low Level Output Current (@VoL=0.4V)	lol	4.9	7.4	9.8	mA
Tri-state Output Leakage Current (@Vo=2.5V or 0V)	l _{oz}			±10	uA
Output Capacitance	Co		6		pF
Analog Pin Input Capacitance	CA		6		pF
Supply Current					
Analog Video Supply Current (VDDV, 1.8V)	IDDV		30	33	mA
Digital Internal Supply Current (VDDI, 1.8V)	Іоді		200	220	mA
Digital I/O Supply Current (VDDO, 3.3V)	IDDO		20	22	mA
Total Power Dissipation	Р		480	530	mW



AC Electrical Parameters

CLK54I and Video Data/Sync Timing

Parameter	Symbol	Min	Тур	Max	Units
Delay from CLK54I to CLKP/N (27MHz)	1	24		30	ns
Hold from CLKP/N to Video Data/Sync (27MHz)	2a	16			ns
Delay from CLKP/N to Video Data/Sync (27MHz)	2b			20	ns
Delay from CLK54I to CLKP/N (54MHz)	3	12		18	ns
Hold from CLKP/N to Video Data/Sync (54MHz)	4a	7			ns
Delay from CLKP/N to Video Data/Sync (54MHz)	4b			11	ns

Note : CLKP/N timing is related with CLKP_DEL, CLKN_DEL (0x4D) register value. The following timing diagram is illustrated in the case that the CLKP/N_DEL is set to "4'h8".




Fig15 CLK54I and Video Data Timing Diagram



Serial Host Interface Timing

Parameter	Symbol	Min	Тур	Max	Units
Bus Free Time between STOP and START	t _{BF}	1.3			us
SDAT setup time	tssdat	100			ns
SDAT hold time	t hSDAT	0		0.9	us
Setup time for START condition	t sSTA	0.6			us
Setup time for STOP condition	t sSTOP	0.6			us
Hold time for START condition	t hSTA	0.6			us
Rise time for SCLK and SDAT	tR			300	ns
Fall time for SCLK and SDAT	tF			300	ns
Capacitive load for each bus line	CBUS			400	pF
SCLK clock frequency	f _{SCLK}			400	KHz




Fig16 Serial Host Interface Timing




Decoder Performance Parameter

Parameter	Symbol	Min	Тур	Max	Units
Analog characteristics	· · · · · · · · · · · · · · · · · · ·		·		
Differential gain	DG			3	%
Differential phase	DP			2	deg
Channel Cross-talk	α _{ct}			-50	dB
Bandwidth (at –3dB)	BW		7		MHz
Horizontal PLL					
Line frequency (60Hz)	fн		15.734		KHz
Line frequency (50Hz)	fн		15.625		KHz
Permissible static deviation	Δf_{H}			±6	%
Subcarrier PLL					
Subcarrier frequency (NTSC-M)	fsc		3.579545		MHz
Subcarrier frequency (PAL-BDGHI)	fsc		4.433619		MHz
Subcarrier frequency (PAL-M)	fsc		3.575612		MHz
Subcarrier frequency (PAL-N)	fsc		3.582056		MHz
Lock in range	Δfsc	±800			Hz
AGC (Auto Gain Control)					
Range	AGC	-6		18	dB
ACC (Auto Color Gain Control)					
Range	ACC	-6		30	dB
Oscillator Input					
Nominal frequency	fosc		54		MHz
Permissible frequency deviation	∆fosc/fosc			±100	ppm
Duty cycle	dtosc			60	%




Recommended Schematic





Package Dimension



100Pins TQPF Package Mechanical Drawing

Note : A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.



Revision History

Revision	Date	Description	Product Code
1.0	Dec / 16 / 2005	Preliminary Specification Release	DATA1
1.1	Apr / 21 / 2006	 Add the HSCL_LPF (0x71) register information (P.20) Change the polarity of VDET_STATE / VDET_ENA (0x71/72) register (P.53, P54) Change the Ambient Operating Temperature range and add the power on/off sequence (P.58) 	DATA1
1.2	Oct / 10 / 2006	 (1) Add the CHID (0x42) register information (P.19) (2) Insert the timing diagram of CLKP/N pin (54MHz mode) (P.76) 	DATA1
1.3	08/17/2007	Remove TW2818 Device option (P.04)	
1.4	02/21/2008	Correct DEV_ID value at register 0x58[7:6]	
FN7736.0	1/31/2011	Assigned file number FN7736 to datasheet as this will be the first release with an Intersil file number. Replaced header and footer with Intersil header and footer. No changes to datasheet content.	
FN7736.1	5/11/2017	Applied new header/footer. Moved introduction and features list from page 4 to page 1	

© Copyright Intersil Americas LLC 2011-2017. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/product_tree

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at http://www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see http://www.intersil.com

FN7736 Rev.1.00 May 19, 2017

