

# IRFR7440PbF IRFU7440PbF

#### Application

**Benefits** 

•

- Brushed Motor drive applications
- BLDC Motor drive applications .
- PWM Inverterized topologies •
- Battery powered circuits •
- Half-bridge and full-bridge topologies Electronic ballast applications •
- Synchronous rectifier applications •
- Resonant mode power supplies •
- OR-ing and redundant power switches •

Improved Gate, Avalanche and Dynamic dV/dt Ruggedness

Lead-Free, RoHS Compliant containing no Lead, no Bromide,

Fully Characterized Capacitance and Avalanche SOA


Enhanced body diode dV/dt and dI/dt Capability

DC/DC and AC/DC converters ٠

and no Halogen

StrongIRFET<sup>™</sup> power MOSFET

	0 1	
	V <sub>DSS</sub>	40V
	R <sub>DS(on)</sub> typ.	1.9mΩ
	max	<b>2.4m</b> Ω
G	D (Silicon Limited)	<b>180A</b> ①
S	D (Package Limited)	90A



G	D	S
Gate	Drain	Source

Base part number	Backago Typo	Standard Pack		Orderable Part Number
Base part number	Package Type	Form	Quantity	
IRFR7440PbF	D-Pak	Tube	75	IRFR7440PbF
IKFK1440PDF	D-Pak	Tape and Reel	2000	IRFR7440TRPbF
IRFU7440PbF	I-Pak	Tube	75	IRFU7440PbF




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



## Absolute Maximum Rating

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	180①	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	125 <sup>①</sup>	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	$\mathcal{D}$ T <sub>c</sub> = 25°C Continuous Drain Current, V <sub>GS</sub> @ 10V (Wire Bond Limited)		— A
I <sub>DM</sub>	Pulsed Drain Current ②	760	
P <sub>D</sub> @T <sub>c</sub> = 25°C	Maximum Power Dissipation	140	W
	Linear Derating Factor	0.95	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ④	4.4	V/ns
Tj T <sub>stg</sub>	Operating Junction and Storage Temperature Range	-55 to+175	°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	7

#### **Avalanche Characteristics**

EAS (Thermally limited)	Single Pulse Avalanche Energy ③	160	mJ
EAS (Thermally limited)	Single Pulse Avalanche Energy 🔞	376	IIIJ
I <sub>AR</sub>	Avalanche Current ②	See Fig 15, 16, 23a, 23b	А
E <sub>AR</sub>	Repetitive Avalanche Energy ②	See Fig 15, 10, 258, 250	mJ

#### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case ⑨		1.05	
$R_{ ext{ heta}JA}$	Junction-to-Ambient (PCB Mount) ⑧		50	°C/W
$R_{\theta JA}$	Junction-to-Ambient ⑨		110	

#### Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	40			V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA ②
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		28		mV/°C	Reference to 25°C, I₅ = 1mA
D	Static Drain-to-Source On-Resistance		1.9	2.4		V <sub>GS</sub> = 10V, I <sub>D</sub> = 90A ⑤
R <sub>DS(on)</sub>			2.8		mΩ	V <sub>GS</sub> = 6.0V, I <sub>D</sub> = 50A ⑤
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.2	3.0	3.9	V	$V_{DS} = V_{GS}, I_D = 100 \mu A$
	Drain-to-Source Leakage Current			1.0		$V_{DS} = 40V, V_{GS} = 0V$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			150	μΑ	$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
R <sub>G</sub>	Gate Resistance		2.6		Ω	

#### Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 90A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{Jmax}$ , starting  $T_J = 25^{\circ}$ C, L = 0.04mH,  $R_G = 50\Omega$ ,  $I_{AS} = 90A$ ,  $V_{GS} = 10V$ .
- $\label{eq:ISD} \textcircled{4mu} I_{\text{SD}} \leq 100\text{A}, \, di/dt \leq 1306\text{A}/\mu\text{s}, \, V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}, \, T_{\text{J}} \leq 175^{\circ}\text{C}.$
- (5) Pulse width  $\leq$  400µs; duty cycle  $\leq$  2%.
- © Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.
- ⑦ Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.please refer to application note to AN-994
- (9)  $R_{\theta}$  is measured at T<sub>J</sub> approximately 90°C.
- Imited by  $T_{Jmax}$ , starting  $T_J = 25^{\circ}C$ , L = 1mH,  $R_G = 50\Omega$ ,  $I_{AS} = 27A$ ,  $V_{GS} = 10V$ .


# IRFR7440PbF/IRFU7440PbF

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	280			S	V <sub>DS</sub> = 10V, I <sub>D</sub> =90A
Qg	Total Gate Charge		89	134		004
Q <sub>gs</sub>	Gate-to-Source Charge		26		nC	$I_D = 90A$
Q <sub>gd</sub>	Gate-to-Drain Charge		26		nc	$V_{DS} = 20V$ $V_{GS} = 10V$
Q <sub>sync</sub>	Total Gate Charge Sync. (Qg– Qgd)		63			VGS - 10V
t <sub>d(on)</sub>	Turn-On Delay Time		11			$V_{DD} = 20V$
t <sub>r</sub>	Rise Time		39			I <sub>D</sub> = 30A
$t_{d(off)}$	Turn-Off Delay Time		51		ns	$R_{G}=2.7\Omega$
t <sub>f</sub>	Fall Time		34			V <sub>GS</sub> = 10V <sup>⑤</sup>
C <sub>iss</sub>	Input Capacitance		4610			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		690			V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		460		pF	f = 1.0MHz, See Fig.7
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		855			$V_{GS} = 0V, VDS = 0V \text{ to } 32V$
Coss eff.(TR)	Output Capacitance (Time Related)		1210			V <sub>GS</sub> = 0V, VDS = 0V to 32V⑥
Diode Chai	racteristics				·	
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
ls	Continuous Source Current			180①		MOSFET symbol

## Dynamic Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
ls	Continuous Source Current (Body Diode)			180①		MOSFET symbol showing the	
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ②			760		integral reverse p-n junction diode.	
V <sub>SD</sub>	Diode Forward Voltage		0.9	1.3	V	$T_J = 25^{\circ}C, I_S = 90A, V_{GS} = 0V$ (5)	
t <sub>rr</sub>	Reverse Recovery Time		34		ns	$T_{J} = 25^{\circ}C$ $V_{R} = 34V$	
Lrr	Reverse Recovery Time		35			$T_J = 125^{\circ}C$ $L = 000$	
<u>^</u>	Deverse Desevery Charge		33		nC	$T_{\rm J} = 25^{\circ}{\rm C}$ $I_{\rm F} = 90{\rm A}$	
Q <sub>rr</sub>	Reverse Recovery Charge		34			T <sub>J</sub> = 125°C di/dt = 100A/μs ⑤	
RRM	Reverse Recovery Current		1.8		Α	T <sub>J</sub> = 25°C	

# infineon







Fig 7. Typical Capacitance vs. Drain-to-Source Voltage

# IRFR7440PbF/IRFU7440PbF



# infineon





Fig 9. Typical Source-Drain Diode Forward Voltage



**Fig 11.** Drain-to-Source Breakdown Voltage

# IRFR7440PbF/IRFU7440PbF




Fig 10. Maximum Safe Operating Area








Fig 12. Typical Coss Stored Energy

















Fig 16. Maximum Avalanche Energy vs. Temperature

İnfineon

# infineon




Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt

# IRFR7440PbF/IRFU7440PbF




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET<sup>®</sup> Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 24a. Switching Time Test Circuit




Fig 25a. Gate Charge Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24b. Switching Time Waveforms







Fig 25b. Gate Charge Waveform


# D-Pak (TO-252AA) Package Outline Dimensions are shown in millimeters (inches)





VIEW A-A





#### NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS]. A- LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD. 5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10
- [0.13 AND 0.25] FROM THE LEAD TIP.
- ▲ DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .006 [0.15] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
- A- DATUM A & B TO BE DETERMINED AT DATUM PLANE H. 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA

S		DIMEN	ISIONS	SIONS		
B	MILLIM	ETERS	INC	HES	0 T	
0 L	MIN.	MAX.	MIN.	MAX.	ES	
Α	2.18	2.39	.086	.094		
A1	-	0.13	-	.005		
b	0.64	0.89	.025	.035		
b1	0.64	0.79	.025	.031	7	
b2	0.76	1.14	.030	.045		
bЗ	4.95	5.46	.195	.215	4	
С	0.46	0.61	.018	.024		
c1	0.41	0.56	.016	.022	7	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	6	
D1	5.21	-	.205	-	4	
Ε	6.35	6.73	.250	.265	6	
E1	4.32	-	.170	-	4	
е	2.29	BSC	.090 BSC			
Н	9.40	10.41	.370	.410		
L	1.40	1.78	.055	.070		
L1	2.74 BSC		.108	REF.		
L2	0.51	0.51 BSC		BSC		
L3	0.89	1.27	.035	.050	4	
L4	-	1.02	-	.040		
L5	1.14	1.52	.045	.060	3	
Ø	0*	10*	0*	10*		
ø1	0*	15*	0*	15*		
Ø2	25*	35*	25*	35*		


ASSIGNMENTS

<u>HEXFET</u> 1.- GATE 2.- DRAIN 3.- SOURCE 4.- DRAIN

IGBT & CoPAK

- 1.- GATE 2.- COLLECTOR 3.- EMITTER 4.- COLLECTOR


## D-Pak (TO-252AA) Part Marking Information





# IRFR7440PbF/IRFU7440PbF

# I-Pak (TO-251AA) Package Outline Dimensions are shown in millimeters (inches)




#### LEAD ASSIGNMENTS


<u>HEXFET</u>

1.—	GATE
2	DRAIN
3	SOURCE
4	DRAIN

## I-Pak (TO-251AA) Part Marking Information



# D-Pak (TO-252AA) Tape & Reel Information Dimensions are shown in millimeters (inches)



NOTES :

İnfineon

1. OUTLINE CONFORMS TO EIA-481.

# **Qualification Information<sup>†</sup>**

Qualification Level	Industrial (per JEDEC JESD47F) <sup>††</sup>	
Moisture Sensitivity Level	D-Pak	MSL1
	I-Pak	(per JEDEC J-STD-020D) <sup>††</sup>
RoHS Compliant	Yes	

t Qualification standards can be found at Infineon web site: <u>https://www.infineon.com/</u>

†† Applicable version of JEDEC standard at the time of product release.

# **Revision History**

Date	Rev.	Comments
10/17/2012	2.1	Added I-Pak-All pages
		Updated datasheet based on corporate template.
05/01/2014	2.2	Added "Stong Fet" on header on page7.
		Updated package outline and part marking on page 9 & 10.
01/06/2015 2.3	2.2	• Updated EAS (L =1mH) = 376mJ on page 2
	2.5	• Updated note 10 "Limited by $T_{Jmax}$ , starting $T_J = 25$ °C, L = 1mH, $R_G = 50\Omega$ , $I_{AS} = 27A$ , $V_{GS} = 10V$ ". on page 2
		Updated datasheet based on IFX template.
06/05/2023	2.4	• Removed "HEXFET <sup>®</sup> Power MOSFET /StrongIRFET <sup>™</sup> " and replace with "StrongIRFET <sup>™</sup> power MOSFET "-page1
		Updated Part marking – page 10



## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

## We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: **erratum@infineon.com** 

Published by Infineon Technologies AG 81726 München, Germany © 2023 Infineon Technologies AG All Rights Reserved.

## **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## Information

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

## Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

The Infineon Technologies component described in this Data Sheet may be used in life support devices or systems and or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.