#### **Data Sheet**



#### ACPL-077L

# Low-Power 3.3V/5V High-Speed CMOS **Optocoupler Design for System-Level** Reliability

### **Description**

The Broadcom® ACPL-077L optocoupler utilizes the latest CMOS IC technology to achieve outstanding speed and low power performance of minimum 25-MBd data rate and 6-ns maximum pulse width distortion with enhanced reliability relative to system-level IEC 61000-4-X testing (ESD/Burst/ Surge).

Available in SO-8 package, the basic building blocks of ACPL-077L are a CMOS LED driver IC, a high-speed LED, and a CMOS detector IC. A CMOS logic input signal controls the LED driver IC, which supplies current to the LED. The detector IC incorporates an integrated photodiode, a high-speed transimpedance amplifier, and a voltage comparator with an output driver.

**CAUTION!** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation, which may be induced by ESD. The components featured in this data sheet are not to be used in military or aerospace applications or environments.


#### **Features**

- Enhance reliability relative to system-level IEC 61000-4-Xtesting (ESD/Burst/Surge)
- 3.3V and 5V CMOS compatibility
- CMOS buffer input
- Allow level shifting functionality
- High speed: DC to 25 MBd
- 35-kV/µs minimum common mode rejection (CMR) at  $V_{CM} = 1000V$
- Guaranteed AC and DC performance over wide temperature:-40 to +105°C
- Safety and regulatory approvals:
  - UL recognized:
    - 3750 V<sub>rms</sub> for 1 min. per UL1577
  - CSA component acceptance notice #5
  - IEC/EN/DIN EN 60747-5-5:
    - V<sub>IORM</sub> = 567 V<sub>peak</sub> for Option 060E
- Lead-free option available

## **Applications**

- Digital fieldbus isolation: CC-Link, DeviceNet, Profibus, SDS
- Multiplexed data transmission
- General instrument and data acquisition
- Computer peripheral interface
- Microprocessor system interface

### **Functional Diagram**



### **Truth Table**

V <sub>I</sub>	LED1	v <sub>o</sub>
HIGH	OFF	HIGH
LOW	ON	LOW

- \* Pin 3 is multiplexed as a test pin that can connect to V<sub>DD</sub> or left unconnected. Pin 7 is not connected internally.
- \*\* A 0.01 μF to 0.1 μF bypass capacitor must be connected as close as possible between pins V<sub>DD1</sub> and GND<sub>1</sub>, and V<sub>DD2</sub> and GND<sub>2</sub>.

## **Ordering Information**

ACPL-077L is UL Recognized with 3750  $V_{rms}$  for 1 minute per UL1577.

	Option		Surface	Tape	IEC/EN/DIN EN	
Part Number	RoHS Compliant	Package	Mount	and Reel	60747-5-5	Quantity
ACPL-077L	-000E	SO-8	Х			100 per tube
	-060E		Х		X	100 per tube
	-500E		Х	Х		1500 per reel
	-560E		X	Х	Х	1500 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

#### Example 1:

ACPL-077L-500E to order product of Mini-flat Surface Mount 8-pin package in Tape and Reel packaging with RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.


## **Regulatory Information**

The ACPL-077L will be approved by the following organizations:

- **UL** Approval under UL 1577, component recognition program up to V<sub>ISO</sub> = 3750 V<sub>RMS</sub>.
- CSA Approval under CSA component acceptance notice #5.
- IEC/EN/DIN EN 60747-5-5 (Option 060E only)

# **Package Outline Drawings**

### **ACPL-077L SO-8 Package**



### **Solder Reflow Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

# **Insulation and Safety Related Specifications**

Parameter	Symbol	ACPL-077L	Unit	Conditions
Minimum External Air Gap (Clearance)	L(I01)	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(I02)	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	СТІ	175	V	DIN IEC 112/VDE 0303 Part 1.
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1).

# IEC/EN/DIN EN 60747-5-5 Insulation Characteristics (Option 060E)

		Characteristic	
Description	Symbol	ACPL-077L	Unit
Installation Classification per DIN VDE 0110/39, Table 1			
For Rated Mains Voltage ≤ 150V <sub>rms</sub>		I – IV	
For Rated Mains Voltage ≤ 300V <sub>rms</sub>		I – III	
For Rated Mains Voltage ≤ 600V <sub>rms</sub>		I – II	
Climatic Classification		55/105/21	
Pollution Degree (DIN VDE 0110/39)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	567	V <sub>peak</sub>
Input to Output Test Voltage, Method b <sup>a</sup>	V <sub>PR</sub>	1063	V <sub>peak</sub>
V <sub>IORM</sub> x 1.875 = V <sub>PR</sub> , 100% Production Test with t <sub>m</sub> = 1s, Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a <sup>a</sup>	V <sub>PR</sub>	907	V <sub>peak</sub>
V <sub>IORM</sub> x 1.6 = V <sub>PR</sub> , Type and Sample Test, t <sub>m</sub> = 10s, Partial Discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 60s)	V <sub>IOTM</sub>	6000	V <sub>peak</sub>
Safety-Limiting Values – Maximum Values Allowed in the Event of a Failure			
Case Temperature	T <sub>S</sub>	150	°C
Input Current <sup>b</sup>	I <sub>S, INPUT</sub>	150	mA
Output Power	P <sub>S, OUTPUT</sub>	600	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500V	R <sub>S</sub>	≥10 <sup>9</sup>	Ω

a. Refer to the optocoupler section of the Isolation and Control Component Designer's Catalog, under Product Safety Regulations section (IEC/EN/DIN EN 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles.

**NOTE:** These optocouplers are suitable for *safe electrical isolation* only within the safety limit data. Maintenance of the safety data is ensured by means of protective circuits.

b. Refer to figure 10 for dependence of  $P_S$  and  $I_S$  on ambient temperature.

# **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Unit		
Storage Temperature	T <sub>S</sub>	-55	125	°C		
Operating Temperature	T <sub>A</sub>	-40	105	°C		
Supply Voltages	V <sub>DD1</sub> , V <sub>DD2</sub>	0	6.5	V		
Input Voltage	VI	-0.5	V <sub>DD1</sub> + 0.5	V		
Output Voltage	Vo	-0.5	V <sub>DD2</sub> + 0.5	V		
Average Output Current	Io	_	10	mA		
Lead Solder Temperature	T <sub>LS</sub>	T <sub>LS</sub> 260° C for 10 sec., 1.6 mm below seating plane				
Solder Reflow Temperature Profile		See Solder Reflow Profile section.				

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Unit
Operating Temperature	T <sub>A</sub>	-40	105	°C
Supply Voltages (3.3V)	V <sub>DD1</sub> , V <sub>DD2</sub>	3.0	3.6	V
Supply Voltages (5V)	V <sub>DD1</sub> , V <sub>DD2</sub>	4.5	5.5	V
Logic High Input Voltage	V <sub>IH</sub>	0.7 x V <sub>DD1</sub>	V <sub>DD1</sub>	V
Logic Low Input Voltage	V <sub>IL</sub>	0	0.3 x V <sub>DD1</sub>	V
Input Signal Rise and Fall Times	t <sub>ir</sub> , t <sub>if</sub>	_	1.0	ms

# **Electrical Specifications**

Over recommended temperature ( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ) and supply voltage ( $4.5\text{V} \le \text{V}_{DD1} \le 5.5\text{V}$ ,  $4.5\text{V} \le \text{V}_{DD2} \le 5.5\text{V}$ ), ( $3\text{V} \le \text{V}_{DD1} \le 3.6\text{V}$ ,  $3\text{V} \le \text{V}_{DD2} \le 3.6\text{V}$ ), ( $4.5\text{V} \le \text{V}_{DD1} \le 5.5\text{V}$ ,  $3\text{V} \le \text{V}_{DD2} \le 3.6\text{V}$ ) and ( $3\text{V} \le \text{V}_{DD1} \le 3.6\text{V}$ ,  $4.5\text{V} \le \text{V}_{DD2} \le 5.5\text{V}$ ). All typical specifications are at  $\text{V}_{DD1} = \text{V}_{DD2} = +3.3\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Logic Low Input Supply Current <sup>a</sup>	I <sub>DD1L</sub>	_	5.5	8	mA	V <sub>I</sub> = 0V; Figure 1
Logic High Input Supply Current <sup>a</sup>	I <sub>DD1H</sub>	_	0.6	2	mA	V <sub>I</sub> = V <sub>DD1</sub> ; Figure 2
Logic Low Output Supply Current	I <sub>DD2L</sub>	_	1.5	2.5	mA	V <sub>I</sub> = 0V; Figure 3
Logic High Output Supply Current	I <sub>DD2H</sub>	_	1.5	2.5	mA	V <sub>I</sub> = V <sub>DD1</sub> ; Figure 4
Input Current	I <sub>I</sub>	-10	_	10	μA	
Logic High Output Voltage	V <sub>OH</sub>	2.9	3.3	_	V	$I_O = -20 \mu A, V_I = V_{IH}, V_{DD2} = 3.3V$
		1.9	2.9			$I_O = -4 \text{ mA}, V_I = V_{IH}, V_{DD2} = 3.3V$
		4.0	4.7	_	V	$I_{O} = -4 \text{ mA}, V_{I} = V_{IH}, V_{DD2} = 5.0V$
Logic Low Output Voltage	V <sub>OL</sub>	_	0	0.1	V	$I_O = 20 \mu A$ , $V_I = V_{IL}$
		_	0.35	1.0	V	$I_O = 4 \text{ mA}, V_I = V_{IL}$

a. The LED is ON when  $V_I$  is low and OFF when  $V_I$  is high.

## **Switching Specifications**

Over recommended temperature ( $T_A = -40$ °C to 105°C) and supply voltage (4.5V  $\leq V_{DD1} \leq 5.5$ V, 4.5V  $\leq V_{DD2} \leq 5.5$ V),  $(3V \le V_{DD1} \le 3.6V, 3V \le V_{DD2} \le 3.6V), (4.5V \le V_{DD1} \le 5.5V, 3V \le V_{DD2} \le 3.6V) \text{ and } (3V \le V_{DD1} \le 3.6V, 4.5V \le V_{DD2} \le 5.5V).$ All typical specifications are at  $V_{DD1} = V_{DD2} = +3.3V$ ,  $T_A = 25$ °C.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Propagation Delay Time to Logic Low	t <sub>PHL</sub>	_	24	40	ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels; Figure 5
Output <sup>a</sup>						and Figure 6.
Propagation Delay Time to Logic High	t <sub>PLH</sub>	_	23	40	ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels; Figure 5
Output <sup>a</sup>						and Figure 6.
Pulse Width	t <sub>PW</sub>	40	_	_	ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels.
Maximum Data Rate		_	_	25	MBd	C <sub>L</sub> = 15 pF, CMOS Signal Levels.
Pulse Width Distortion <sup>b</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	PWD	_	1	6	ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels; Figure 7
11112 12111						and Figure 8.
Propagation Delay Skew <sup>c</sup>	t <sub>PSK</sub>	_		15	ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels.
Output Rise Time (10% to 90%)	t <sub>R</sub>	_	4	_	ns	$C_L$ = 15 pF, CMOS Signal Levels, Figure 9.
Output Fall Time (90% to 10%)	t <sub>F</sub>	_	3	_	ns	
Common Mode Transient Immunity at	CM <sub>H</sub>	35	50	_	kV/μs	V <sub>CM</sub> = 1000V, T <sub>A</sub> = 25°C,
Logic High Output <sup>d</sup>						$V_I = V_{DD1}, V_O > 0.8 \times V_{DD2}$
Common Mode Transient Immunity at	CM <sub>L</sub>	35	50	_	kV/µs	V <sub>CM</sub> = 1000V, T <sub>A</sub> = 25°C,
Logic Low Output <sup>d</sup>						$V_1 = 0V, V_O < 0.8V.$

- a. t<sub>PHL</sub> propagation delay is measured from the 50% level on the falling edge of the V<sub>I</sub> signal to the 50% level of the falling edge of the V<sub>O</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level on the rising edge of the V<sub>I</sub> signal to the 50% level of the rising edge of the V<sub>O</sub> signal.
- b. PWD is defined as  $|t_{PHL} t_{PLH}|$ . %PWD (percent pulse width distortion) is equal to the PWD divided by pulse width.
- c. t<sub>PSK</sub> is equal to the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature within the recommended operating conditions.
- d.  $CM_H$  is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_O > 0.8 \ V_{DD2}$ .  $CM_L$  is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_0 < 0.8V$ . The common mode voltage slew rates apply to both rising and falling common mode voltage edges.

### **Package Characteristics**

All typical specifications are at  $T_A = 25$ °C.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input-Output Insulation <sup>a, b, c</sup>	V <sub>ISO</sub>	3750	_	_	V <sub>rms</sub>	RH ≤ 50% for 1 min, T <sub>A</sub> = 25°C
Input-Output Resistance <sup>a</sup>	R <sub>I-O</sub>	_	10 <sup>12</sup>	_	Ω	V <sub>I-O</sub> = 500V
Input-Output Capacitance	C <sub>I-O</sub>	_	0.6	_	pF	f = 1 MHz, T <sub>A</sub> = 25°C
Input Capacitance <sup>d</sup>	C <sub>I</sub>	_	3.0	_	pF	

- a. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.
- b. In accordance with UL1577, each ACPL-077L is proof tested by applying an insulation test voltage ≥ 4500 V<sub>RMS</sub> for 1 second (leakage detection current limit,  $I_{I-O} \le 5 \mu A$ ).
- c. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or Broadcom Application Note 1074, Optocoupler Input-Output Endurance Voltage.
- d. C<sub>1</sub> is the capacitance measured at pin 2 (V<sub>1</sub>).

AV02-3547EN Broadcom

Figure 1: Typical Logic Low Input Supply Current vs. Temperature




Figure 3: Typical Logic Low Output Supply Current vs. Temperature




Figure 5: Typical Propagation Delay vs. Temperature at 3.3V Supply Voltage




Figure 2: Typical Logic High Input Supply Current vs. Temperature




Figure 4: Typical Logic High Output Supply Current vs. Temperature




Figure 6: Typical Propagation Delays vs. Load Capacitance at 3.3V Supply Voltage




Figure 7: Typical Pulse Width Distortion vs Temperature at 3.3V Supply Voltage




Figure 9: Typical Rise and Fall Time vs Temperature at 3.3V Supply Voltage




Figure 8: Typical Pulse Width Distortion vs Load Capacitance at 3.3V Supply Voltage





Figure 10: Thermal Derating Curve, Dependence of Safety Limiting Value with Case Temperature per IEC/EN/DIN EN 60747-5-5




# **Application Information**

### **Bypassing and PC Board Layout**

The ACPL-077L optocoupler is extremely easy to use. No external interface circuitry is required because ACPL-077L uses high-speed CMOS IC technology, allowing CMOS logic to be connected directly to the inputs and outputs.

As shown in Figure 11, the only external components required for proper operation are two bypass capacitors. Capacitor values should be between  $0.01~\mu F$  and  $0.1~\mu F$ . Each capacitor should be placed as close as possible to the input and output power-supply pins of the optocoupler.

Figure 11: Recommended Circuit Diagram



\* Pin 3 is multiplexed as a test pin that can connect to VDD or left unconnected. Pin 7 is not connected internally.

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries and/or the EU.

Copyright © 2017–2018 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



