

### RoboClock®, CY7B995

# 2.5/3.3V 200-MHz High-Speed Multi-Phase PLL Clock Buffer

#### **Features**


- 2.5V or 3.3V operation
- Split output bank power supplies
- Output frequency range: 6 MHz to 200 MHz
- 45 ps typical cycle-cycle jitter
- ± 2% max output duty cycle
- Selectable output drive strength
- Selectable positive or negative edge synchronization
- Eight LVTTL outputs driving 50 Ω terminated lines
- LVCMOS/LVTTL over-voltage tolerant reference input
- Selectable phase-locked loop (PLL) frequency range and lock indicator
- Phase adjustments in 625/1250 ps steps up to ± 7.5 ns
- (1-6, 8, 10, 12) x multiply and (1/2,1/4)x divide ratios
- Spread-Spectrum compatible
- Power down mode
- Selectable reference divider
- Industrial temperature range: -40°C to +85°C
- 44-pin TQFP package

### **Description**

The CY7B995 RoboClock® is a low voltage, low power, eight-output, 200 MHz clock driver. It features output phase programmability which is necessary to optimize the timing of high performance computer and communication systems.

The user can program both the frequency and the phase of the output banks through nF[0:1] and DS[0:1] pins. The adjustable phase feature allows the user to skew the outputs to lead or lag the reference clock. Any one of the outputs can be connected to feedback to achieve different reference frequency multiplication, and divide ratios and zero input-output delay.

The device also features split output bank power supplies, which enable the user to run two banks (1Qn and 2Qn) at a power supply level, different from that of the other two banks (3Qn and 4Qn). The three-level PE/HD pin also controls the synchronization of the output signals to either the rising, or the falling edge of the reference clock and selects the drive strength of the output buffers. The high drive option (PE/HD = MID) increases the output current from  $\pm$  12 mA to  $\pm$  24 mA.



Cypress Semiconductor Corporation
Document #: 38-07337 Rev. \*D

San Jose, CA 95134-1709



### **Pinouts**

Figure 1. Pin Diagram - 44 Pin TQFP Package Top view






Table 1. Pin Definitions - 44 Pin TQFP Package

Pin	Name	<b>IO</b> <sup>[1]</sup>	Туре	Description
39	REF	ı	LVTTL/LVCMOS	Reference Clock Input.
17	FB	ı	LVTTL	Feedback Input.
37	TEST	I	3-Level	When MID or HIGH, disables PLL <sup>[3]</sup> . REF goes to all outputs. Set LOW for normal operation.
2	sOE#	I, PD	LVTTL	Synchronous Output Enable. When HIGH, it stops clock outputs (except 2Q0 and 2Q1) in a LOW state (for PE/HD = H or M) $-$ 2Q0, and 2Q1 may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and sOE# is HIGH, the nF[1:0] pins act as output disable controls for individual banks when nF[1:0] = LL. Set sOE# LOW for normal operation.
4	PE/HD	I, PU	3-Level	Selects Positive or Negative Edge Control, and High or Low output Drive Strength. When LOW/HIGH, the outputs are synchronized with the negative/positive edge of the reference clock respectively. When at MID level, the output drive strength is increased and the outputs synchronize with the positive edge of the reference clock. See Table 10 on page 5.
34, 33, 36, 35, 43, 42, 1, 44	nF[1:0]	I	3-Level	Selects Frequency and Phase of the Outputs. See Table 4, Table 5, Table 6, Table 8, and Table 9 on page 4.
41	FS	I	3-Level	Selects VCO Operating Frequency Range. See Table 7 on page 4.
26,27,20,21, 13,14,7,8	nQ[1:0]	0	LVTTL	Four banks of two outputs. See Table 6 on page 4 for frequency settings.
32, 31	DS[1:0]	I	3-Level	Selects Feedback Divider. See Table 3 on page 4.
3	PD#/DIV	I, PU	3-Level	<b>Power down and Reference Divider Control</b> . When LOW, shuts off entire chip. When at MID level, enables the reference divider. See Table 2 for settings.
30	LOCK	0	LVTTL	PLL Lock Indication Signal. HIGH indicates lock, LOW indicates the PLL is not locked, and outputs may not be synchronized to the input.
5,6	V <sub>DD</sub> Q4 <sup>[2]</sup>	PWR	Power	<b>Power supply for Bank 4 Output Buffers</b> . See Table 11 on page 5 for supply level constraints.
15,16	V <sub>DD</sub> Q3 <sup>[2]</sup>	PWR	Power	<b>Power supply for Bank 3 Output Buffers</b> . See Table 11 on page 5 for supply level constraints.
19,28,29	V <sub>DD</sub> Q1 <sup>[2]</sup>	PWR	Power	<b>Power supply for Bank 1 and Bank 2 Output Buffers</b> . See Table 11 on page 5 for supply level constraints.
18,40	V <sub>DD</sub> <sup>[2]</sup>	PWR	Power	<b>Power supply for the Internal Circuitry</b> . See Table 11 on page 5 for supply level constraints.
9-12, 22-25, 38	V <sub>SS</sub>	PWR	Power	Ground

### **Device Configuration**

The outputs of the CY7B995 can be configured to run at frequencies ranging from 6 MHz to 200 MHz. The feedback input divider is controlled by the 3-level DS[0:1] pins as indicated in Table 3 on page 4, and the reference input divider is controlled by the 3-level PD#/DIV pin as indicated in Table 2.

Table 2. Reference Divider Settings

PD#/DIV	R-Reference Divider
Н	1
M	2
L <sup>[4]</sup>	N/A

#### Notes

- 1. PD indicates an internal pull down and 'PU' indicates an internal pull up.
- A bypass capacitor (0.1μF) must be placed as close as possible to each positive power pin (< 0.2"). If these bypass capacitors are not close to the pins, their high frequency filtering characteristic is cancelled by the lead inductance of the traces.</li>
- 3. When TEST = MID and sOE# = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections remain in effect unless nF[1:0] = LL.
- remain in effect unless nF[1:0] = LL.

  4. When PD#/DIV = LOW, the device enters power down mode.



Table 3. Feedback Divider Settings

DS[1:0]	N-Feedback Input Divider	Permitted Output Divider Connected to FB
LL	2	1 or 2
LM	3	1
LH	4	1,2 or 4
ML	5	1 or 2
MM	1	1,2 or 4
MH	6	1 or 2
HL	8	1 or 2
НМ	10	1
HH	12	1

In addition to the reference and feedback dividers, the CY7B995 includes output dividers on Bank3 and Bank4, which are controlled by 3F[1:0] and 4F[1:0] as indicated in Table 4 and Table 5, respectively.

Table 4. Output Divider Settings - Bank 3

3F[1:0]	K - Bank3 Output Divider	
LL	2	
HH	4	
Other <sup>[5]</sup>	1	

Table 5. Output Divider Settings - Bank 4

4F[1:0]	M- Bank4 Output Divider
LL	2
Other <sup>[5]</sup>	1

The divider settings and the FB input to any output connection needed to produce various output frequencies are summarized in Table 6.

Table 6. Output Frequency Settings.

Configuration	Output Frequency			
FB Input Connected to	1Q[0:1] and 2Q[0:1] <sup>[6]</sup>	3Q[0:1]	4Q[0:1]	
1Qn or 2Qn	(N/R) x F <sub>REF</sub>	(N / R) x (1 / K) x F <sub>REF</sub>	(N / R) x (1 / M) x F <sub>REF</sub>	
3Qn	(N / R) x K x F <sub>REF</sub>	(N / R) x F <sub>REF</sub>	(N / R) x (K / M) x F <sub>REF</sub>	

Configuration	Output Frequency		
FB Input Connected to	1Q[0:1] and 2Q[0:1] <sup>[6]</sup>	3Q[0:1]	4Q[0:1]
4Qn	(N / R) x M x F <sub>REF</sub>	(N / R) x (M / K) x F <sub>REF</sub>	(N/R) x F <sub>REF</sub>

The 3-level FS control pin setting determines the nominal operating frequency range of the divide-by-one outputs of the device. The CY7B995 PLL operating frequency range that corresponds to each FS level is given in Table 7.

**Table 7. Frequency Range Select** 

FS	PLL Frequency Range	
L	24 to 50 MHz	
M	48 to 100 MHz	
Н	96 to 200 MHz	

Selectable output skew is in discrete increments of time units  $(t_U)$ . The value of  $t_U$  is determined by the FS setting and the maximum nominal frequency. The equation used to determine the  $t_U$  value is:  $t_U = 1 / (f_{NOM} \times MF)$ 

where MF is a multiplication factor which is determined by the FS setting as indicated in Table 8.

**Table 8. MF Calculation** 

FS	MF	f <sub>NOM</sub> at which t <sub>U</sub> is 1.0 ns (MHz)
L	32	31.25
М	16	62.5
Н	8	125

Table 9. Output Skew Settings

nF[1:0]	Skew (1Q[0:1],2Q[0:1])	Skew (3Q[0:1])	Skew (4Q[0:1])
LL <sup>[7]</sup>	–4t <sub>U</sub>	Divide By 2	Divide By 2
LM	−3t <sub>U</sub>	–6t <sub>U</sub>	−6t <sub>U</sub>
LH	–2t <sub>U</sub>	−4t <sub>U</sub>	−4t <sub>U</sub>
ML	−1t <sub>U</sub>	–2t <sub>U</sub>	–2t <sub>U</sub>
MM	Zero Skew	Zero Skew	Zero Skew
MH	+1t <sub>U</sub>	+2t <sub>U</sub>	+2t <sub>U</sub>
HL	+2t <sub>U</sub>	+4t <sub>U</sub>	+4t <sub>U</sub>
HM	+3t <sub>U</sub>	+6t <sub>U</sub>	+6t <sub>U</sub>
HH	+4t <sub>U</sub>	Divide By 4	Inverted <sup>[8]</sup>

#### Notes

5. These states are used to program the phase of the respective banks. See Table 8 and Table 9.

<sup>6.</sup> These outputs are undivided copies of the VCO clock. The formulas in this column can be used to calculate the VCO operating frequency (FNOM) at a given reference frequency (FREF), and divider and feedback configuration. The user must select a configuration and a reference frequency that generates a VCO frequency, and is within the range specified by FS pin. See Table 7.



In addition to determining whether the outputs synchronize to the rising or the falling edge of the reference signal, the 3-level PE/HD pin controls the output buffer drive strength as indicated in Table 10 on page 5. Refer to the AC Timing Definitions section for a description of input-to-output and output-to-output phase relationships.

Table 10. PE/HD Settings

PE/HD	Synchronization	Output Drive Strength <sup>[9]</sup>
L	Negative	Low Drive
М	Positive	High Drive
Н	Positive	Low Drive

The CY7B995 features split power supply buses for Banks 1 and 2, Bank 3 and Bank 4, which enables the user to obtain both 3.3V and 2.5V output signals from one device. The core power supply  $(V_{DD})$  must be set at a level that is equal to or higher than any of the output power supplies.

**Table 11. Power Supply Constraints** 

V <sub>DD</sub>	V <sub>DD</sub> Q1 <sup>[10]</sup>	V <sub>DD</sub> Q3 <sup>[10]</sup>	V <sub>DD</sub> Q4 <sup>[10]</sup>
3.3V	3.3V or 2.5V	3.3V or 2.5V	3.3V or 2.5V
2.5V	2.5V	2.5V	2.5V

### **Governing Agencies**

The following agencies provide specifications that apply to the CY7B995. The agency name and relevant specification is listed below.

Table 12. Governing Agencies and Specifications

Agency Name	Specification
JEDEC	JESD 51 (Theta JA)
	JESD 65 (Skew, Jitter)
IEEE	1596.3 (Jiter Specs)
UL-194_V0	94 (Moisture Grading)
MIL	883E Method 1012.1 (Therma Theta JC)

### **Absolute Maximum Conditions**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Operating Voltage	Functional @ 2.5V ± 5%	2.25	2.75	V
$V_{DD}$	Operating Voltage	Functional @ 3.3V ± 10%	2.97	3.63	V
V <sub>IN(MIN)</sub>	Input Voltage	Relative to V <sub>SS</sub>	V <sub>SS</sub> - 0.3	_	V
V <sub>IN(MAX)</sub>	Input Voltage	Relative to V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
V <sub>REF(MAX)</sub>	Reference Input Voltage	V <sub>DD</sub> = 3.3V		5.5	V
V <sub>REF(MAX)</sub>	Reference Input Voltage	V <sub>DD</sub> = 2.5V		4.6	V
T <sub>S</sub>	Temperature, Storage	Non Functional	-65	+150	°C
T <sub>A</sub>	Temperature, Operating Ambient	Functional	-40	+85	°C
T <sub>J</sub>	Temperature, Junction	Functional	_	155	°C
Ø <sub>JC</sub>	Dissipation, Junction to Case	Mil-Spec 883E Method 1012.1	_	42	°C/W
$\emptyset_{JA}$	Dissipation, Junction to Ambient	JEDEC (JESD 51)	_	74	°C/W
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	MIL-STD-883, Method 3015	2000	_	V
UL-94	Flammability Rating	@1/8 in.	V-	-0	
MSL	Moisture Sensitivity Level			1	
F <sub>IT</sub>	Failure in Time	Manufacturing Testing	1	0	ppm

- 7. LL disables outputs if TEST = MID and sOE# = HIGH.

- LL disables outputs II IE3 I = IVIID at I0 SUE# = HIGH.
   When 4Q[0:1] are set to run inverted (HH mode), sOE# disables these outputs HIGH when PE/HD = HIGH or MID, sOE# disables them LOW when PE/HD = LOW.
   Please refer to "DC Parameters" section for I<sub>OH</sub>/I<sub>OL</sub> specifications.
   V<sub>DD</sub>Q1/3/4 must not be set at a level higher than that of V<sub>DD</sub>. They can be set at different levels from each other, e.g., V<sub>DD</sub> = 3.3V, V<sub>DD</sub>Q1 = 3.3V, V<sub>DD</sub>Q3 = 2.5V and V<sub>DD</sub>Q4 = 2.5V.



# DC Specifications at 2.5V

Parameter	Description	Condition		Min	Max	Unit
$V_{DD}$	2.5 Operating Voltage	2.5V ± 5%		2.375	2.625	V
V <sub>IL</sub>	Input LOW Voltage	REF, FB, and sOE# Inputs		_	0.7	V
V <sub>IH</sub>	Input HIGH Voltage			1.7	_	V
V <sub>IHH</sub> <sup>[11]</sup>	Input HIGH Voltage	3-Level Inputs, (TEST, FS, nF[1:0], DS PE/HD). (These pins are normally wire		V <sub>DD</sub> – –0.4	_	V
V <sub>IMM</sub> <sup>[11]</sup>	Input MID Voltage	unconnected)		V <sub>DD</sub> /2 - 0.2	V <sub>DD</sub> /2 + 0.2	V
V <sub>ILL</sub> [11]	Input LOW Voltage			_	0.4	V
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = V_{DD}/G_{ND}, V_{DD} = Max;$ (REF and	FB Inputs)	<b>-</b> 5	5	μΑ
I <sub>3</sub>	3-Level Input DC Current	HIGH, V <sub>IN</sub> = V <sub>DD</sub>	3-Level Inputs	_	200	μΑ
		MID, $V_{IN} = V_{DD}/2$	(TEST, FS, nF[1:0], DS[1:0], PD#/DIV,	-50	50	μΑ
		LOW, V <sub>IN</sub> = V <sub>SS</sub>	PE/HD)	-200	_	μΑ
I <sub>PU</sub>	Input Pull-Up Current	$V_{IN} = V_{SS}, V_{DD} = Max$			_	μА
I <sub>PD</sub>	Input Pull-Down Current	$V_{IN} = V_{DD}, V_{DD} = Max, (sOE#)$			100	μА
$V_{OL}$	Output LOW Voltage	I <sub>OL</sub> = 12 mA (PE/HD = L/H), (nQ[0:1])		_	0.4	V
	$I_{OL} = 20 \text{ mA } (PE/HD = MID), (nQ[0:1])$			_	0.4	V
		I <sub>OL</sub> = 2 mA (LOCK)			0.4	V
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -12 \text{ mA } (PE/HD = L/H), (nQ[0:1])$	)	2.0	_	V
		$I_{OH} = -20 \text{ mA } (PE/HD = MID), (nQ[0:1])$	])	2.0	_	V
		$I_{OH} = -2 \text{ mA (LOCK)}$		2.0		V
I <sub>DDQ</sub>	Quiescent Supply Current	V <sub>DD</sub> = Max, TEST = MID, REF = LOW, sOE# = LOW, Outputs Not Loaded			2	mA
I <sub>DDPD</sub>	Power down Current	PD#/DIV, sOE# = LOW Test,nF[1:0],DS[1:0] = HIGH; V <sub>DD</sub> = Max			25	μА
I <sub>DD</sub>	Dynamic Supply Current	At 100 MHz		15	50	mA
C <sub>IN</sub>	Input Pin Capacitance				1	pF



## DC Specifications at 3.3V

Parameter	Description	Condition		Min	Max	Unit
$V_{DD}$	3.3 Operating Voltage	3.3V ± 10%		2.97	3.63	V
$V_{IL}$	Input LOW Voltage	REF, FB and sOE# Inputs		_	8.0	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	_	V
V <sub>IHH</sub> <sup>[11]</sup>	Input HIGH Voltage	3-Level Inputs (TEST, FS, nF[1:0], DS[1:0], PD#/DIV, I		V <sub>DD</sub> - -0.6	_	V
V <sub>IMM</sub> <sup>[11]</sup>	Input MID Voltage	are normally wired to VDD,GND or und	conected	V <sub>DD</sub> /2- 0.3	V <sub>DD</sub> /2+ 0.3	V
$V_{\rm ILL}^{[11]}$	Input LOW Voltage			_	0.6	V
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = V_{DD}/G_{ND}, V_{DD} = Max$ (REF and FB inputs)		<b>–</b> 5	5	μΑ
I <sub>3</sub>	3-Level Input DC Current	HIGH, V <sub>IN</sub> = V <sub>DD</sub>	3-Level Inputs,	_	200	μ <b>A</b>
		MID, $V_{IN} = V_{DD}/2$	(TEST, FS, nF[1:0], DS[1:0], PD#/DIV,	-50	50	μ <b>A</b>
	LOW, V <sub>IN</sub> = V <sub>SS</sub>	PE/HD)	-200	_	μΑ	
I <sub>PU</sub>	Input Pull Up Current	$V_{IN} = V_{SS}, V_{DD} = Max$			_	μА
I <sub>PD</sub>	Input Pull Down Current	$V_{IN} = V_{DD}, V_{DD} = Max, (sOE#)$			100	μΑ
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 12 mA (PE/HD = L/H), (nQ[0:1])		_	0.4	V
		I <sub>OL</sub> = 24 mA (PE/HD = MID),(nQ[0:1])		_	0.4	V
		I <sub>OL</sub> = 2 mA (LOCK)			0.4	V
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -12 \text{ mA } (PE/HD = L/H), (nQ[0:1])$		2.4	_	V
		$I_{OH} = -24 \text{ mA } (PE/HD = MID), (nQ[0:1])$		2.4	_	V
		$I_{OH} = -2 \text{ mA (LOCK)}$				V
I <sub>DDQ</sub>	Quiescent Supply Current	VDD = Max, TEST = MID, REF = LOW, sOE# = LOW, Outputs Not Loaded			2	mA
I <sub>DDPD</sub>	Power Down Current	PD#/DIV, sOE# = LOW, Test,nF[1:0],DS[1:0] = HIGH, V <sub>DD</sub> = Max			25	μА
I <sub>DD</sub>	Dynamic Supply Current	At 100 MHz			30	mA
C <sub>IN</sub>	Input Pin Capacitance				4	рF

## **AC Input Specifications**

Parameter	Description	Condition	Min	Max	Unit
$T_R,T_F$	Input Rise/Fall Time	0.8V – 2.0V	_	10	ns/V
T <sub>PWC</sub>	Input Clock Pulse	HIGH or LOW	2	_	ns
T <sub>DCIN</sub>	Input Duty Cycle		10	90	%
F <sub>REF</sub>	Reference Input	FS = LOW	2	50	MHz
	Frequency <sup>[12]</sup>	FS = MID	4	100	
		FS = HIGH	8	200	




### **Switching Characteristics**

Parameter	Description	Condition	Min	Type	Max	Unit
F <sub>OR</sub>	Output frequency range		6	_	200	MHz
VCO <sub>LR</sub>	VCO Lock Range		200	-	400	MHz
VCO <sub>LBW</sub>	VCO Loop Bandwidth		0.25	_	3.5	MHz
t <sub>SKEWPR</sub>	Matched-Pair Skew <sup>[13]</sup>	Skew between the earliest and the latest output transitions within the same bank.		_	100	ps
t <sub>SKEW0</sub>	Output-Output Skew <sup>[13]</sup>	Skew between the earliest and the latest output transitions among all outputs at 0t <sub>U</sub> .	-	-	200	ps
t <sub>SKEW1</sub>		Skew between the earliest and the latest output transitions among all outputs for which the same phase delay has been selected.	-	-	200	ps
t <sub>SKEW2</sub>		Skew between the nominal output rising edge to the inverted output falling edge.	-	-	500	ps
t <sub>SKEW3</sub>		Skew between non-inverted outputs running at different frequencies.	-	-	500	ps
t <sub>SKEW4</sub>	Output-Output Skew <sup>[13]</sup>	Skew between nominal to inverted outputs running at different frequencies.	_	_	500	ps
t <sub>SKEW5</sub>		Skew between nominal outputs at different power supply levels.	-	-	650	ps
t <sub>PART</sub>	Part-Part Skew	Skew between the outputs of any two devices under identical settings and conditions ( $V_{DDQ}$ , $V_{DD}$ , temp, air flow, frequency, etc.).		-	750	ps
t <sub>PD0</sub>	Ref to FB Propagation Delay <sup>[14]</sup>			_	+250	ps
t <sub>ODCV</sub>	Output Duty Cycle	Fout < 100 MHz, Measured at V <sub>DD</sub> /2.	48	_	52	%
		Fout > 100 MHz, Measured at V <sub>DD</sub> /2.	45	_	55	
t <sub>PWH</sub>	Output High Time Deviation from 50%	Measured at 2.0V for $V_{DD}$ = 3.3V and at 1.7V for $V_{DD}$ = 2.5V.	_	_	1.5	ns
t <sub>PWL</sub>	Output Low Time Deviation from 50%	Measured at 0.8V for $V_{DD} = 3.3V$ and at 0.7V for $V_{DD} = 2.5V$ .		_	2.0	ns
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	Measured at 0.8V–2.0V for $V_{DD}$ = 3.3V and 0.7V–1.7V for $V_{DD}$ = 2.5V.		_	1.5	ns
t <sub>LOCK</sub>	PLL Lock Time <sup>[15,16]</sup>		_	_	0.5	ms
t <sub>CCJ</sub>	Cycle-Cycle Jitter	Divide by one output frequency, FS = L, FB = divide by any.	_	45	100	ps
		Divide by one output frequency, FS = M/H, FB = divide by any.	_	55	150	ps

<sup>11.</sup> These Inputs are normally wired to VDD, GND or unconnected. Internal termination resistors bias unconnected inputs to V<sub>DD</sub>/2.
12. IF PD#/DIV is in HIGH level (R-reference divider = 1). Reference Input Frequency = F<sub>REF</sub>. IF PD#/DIV is in MID level (R-reference divider = 2). Reference Input Frequency = F<sub>REF</sub>x2.
13. Test Load = 20 pF, terminated to V<sub>CC</sub>/2. All outputs are equally loaded.
14. t<sub>PD</sub> is measured at 1.5V for V<sub>DD</sub> = 3.3V and at 1.25V for V<sub>DD</sub> = 2.5V with REF rise/fall times of 0.5 ns between 0.8V–2.0V.
15. t<sub>LOCK</sub> is the time that is required before outputs synchronize to REF. This specification is valid with stable power supplies which are within normal operating limits.
16. Lock detector circuit may be unreliable for input frequencies lower than 4 MHz, or for input signals which contain significant jitter.



### **AC Timing Definitions**




With PE HIGH (LOW), the REF rising (falling) edges are aligned to the FB rising (falling) edges. Also, when PE is HIGH (LOW), all divided outputs' rising (falling) edges are aligned to the rising (falling) edges of the undivided, non-inverted outputs. Regardless of PE setting, divide-by-4 outputs', rising edges align to the divide-by-2 outputs' rising edges.

In cases where a non-divided output is connected to the FB input pin, the divided output rising edges can be either 0 or 180 degrees phase aligned to the REF input rising edges (as set randomly at power-up). If the divided outputs are required as rising-edge (falling-edge) aligned to the REF input's rising (falling) edge, set the PE pin HIGH (LOW) and connect the lowest frequency divided output to the FB input pin. This setup provides a consistent input-output and output-output phase relationship.



### **AC Test Loads and Waveforms**

Figure 3. For Lock Output and all other Outputs



For Lock Output

For All Other Outputs

Figure 4. 3.3V LVTTL and 2.5V LVTTL Output Waveforms




Figure 5. 3.3V LVTTL and 2.5V LVTTL Input Test Waveforms






### **Ordering Information**

Part Number	Package Type	Product Flow	Status
CY7B995AC	44 TQFP	Commercial, 0° to 70°C	Obsolete
CY7B995ACT	44 TQFP - Tape and Reel	Commercial, 0° to 70°C	Obsolete
CY7B995AI	44 TQFP	Industrial, -40° to 85°C	Not for new design
CY7B995AIT	44 TQFP - Tape and Reel	Industrial, -40° to 85°C	Obsolete
Pb-free	·	·	<u>.</u>
CY7B995AXC	44 TQFP	Commercial, 0° to 70°C	Active
CY7B995AXCT	44 TQFP - Tape and Reel	Commercial, 0° to 70°C	Active
CY7B995AXI	44 TQFP	Industrial, -40° to 85°C	Active
CY7B995AXIT	44 TQFP - Tape and Reel	Industrial, -40° to 85°C	Active



### **Package Drawing and Dimension**

Figure 6. 44-Pb Thin Plastic Quad Flat Pack (10 x 10 x 1.0 mm) A44SB





### **Document History Page**

	Document Title: CY7B995 Roboclock® 2.5/3.3V 200-MHz High-speed Multi-phase PLL Clock Buffer Document Number: 38-07337						
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change			
**	122626	01/10/03	RGL	New Data Sheet			
*A	205743	See ECN	RGL	Changed Pin 5 from VDD to VDDQ4, Pin 16 from VDD to VDDQ3 and Pin 29 from VDD to VDDQ1 Added pin 1 indicator in the Pin Configuration Drawing			
*B	362760	See ECN	RGL	Added description on the AC Timing Waveforms Added typical value for cycle-to-cycle jitter			
*C	389237	See ECN	RGL	Added Lead-free devices			
*D	1562063	See ECN	PYG/AESA	Added Status column to Ordering Information table			

© Cypress Semiconductor Corporation, 2003-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-07337 Rev. \*D

Revised September 27, 2007

Page 13 of 13