

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 256-Kbit (32 K × 8) nvSRAM with Real Time Clock

#### **Features**

- 256-Kbit nonvolatile static random access memory (nvSRAM)
  - □ 25 ns and 45 ns access times
  - □ Internally organized as 32 K × 8 (CY14B256KA)
  - ☐ Hands off automatic STORE on power-down with only a small capacitor
  - □ STORE to QuantumTrap nonvolatile elements is initiated by software, hardware, or AutoStore on power-down
  - □ RECALL to SRAM initiated on power-up or by software
- High reliability
  - □ Infinite Read, Write, and RECALL cycles
  - □ 1 million STORE cycles to QuantumTrap
  - □ 20 year data retention
- Real time clock (RTC)
  - □ Full-featured real time clock
  - □ Watchdog timer
  - Clock alarm with programmable interrupts
  - □ Capacitor or battery backup for RTC
  - □ Backup current of 0.35 µA (Typ)

- Industry standard configurations
- ☐ Single 3 V +20%, –10% operation
- □ Industrial temperature
- □ 48-pin shrink small-outline package (SSOP)
- □ Pb-free and Restriction of hazardous substances (RoHS) compliant


# **Functional Description**

The Cypress CY14B256KA combines a 256-Kbit nonvolatile static RAM with a full featured real time clock in a monolithic integrated circuit. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM is read and written an infinite number of times, while independent nonvolatile data resides in the nonvolatile elements.

The real time clock function provides an accurate clock with leap year tracking and a programmable, high accuracy oscillator. The alarm function is programmable for periodic minutes, hours, days, or months alarms. There is also a programmable watchdog timer for process control.

For a complete list of related documentation, click here.

# Logic Block Diagram





# Contents


Pinouts	3
Pin Definitions	3
Device Operation	4
SRAM Read	4
SRAM Write	4
AutoStore Operation	4
Hardware STORE (HSB) Operation	4
Hardware RECALL (Power-Up)	
Software STORE	
Software RECALL	
Preventing AutoStore	
Data Protection	
Real Time Clock Operation	
nvTIME Operation	
Clock Operations	
Reading the Clock	
Setting the Clock	
Backup Power	
Stopping and Starting the Oscillator	
Calibrating the Clock	
Alarm	
Watchdog Timer	8
Power Monitor	9
Interrupts	
Interrupt Register	9
Flags Register	9
RTC External Components	
PCB Design Considerations for RTC	11
Layout requirements	11
Maximum Ratings	
Operating Range	

DC Electrical Characteristics	
Data Retention and Endurance	17
Capacitance	17
Thermal Resistance	17
AC Test Loads	
AC Test Conditions	18
RTC Characteristics	18
AC Switching Characteristics	19
SRAM Read Cycle	
SRAM Write Cycle	
AutoStore/Power-Up RECALL	21
Switching Waveforms	
Software Controlled STORE/RECALL Cycle	
Switching Waveforms	
Hardware STORE Cycle	
Switching Waveforms	
Truth Table For SRAM Operations	24
Ordering Information	
Ordering Code Definitions	
Package Diagram	25
Acronyms	
Document Conventions	26
Units of Measure	26
Document History Page	27
Sales, Solutions, and Legal Information	28
Worldwide Sales and Design Support	
Products	28
PSoC® Solutions	
Cypress Developer Community	28
Technical Support	



# **Pinouts**

Figure 1. 48-pin SSOP pinout



# **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>14</sub>	Input	Address inputs. Used to select One of the 32,768 bytes of the nvSRAM.
DQ <sub>0</sub> –DQ <sub>7</sub>	Input/Output	Bidirectional data I/O Lines. Used as input or output lines depending on operation.
NC	No connect	No connect. This pin is not connected to the die.
WE	Input	Write Enable input, Active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip Enable input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
X <sub>out</sub> <sup>[2]</sup>	Output	Crystal connection. Drives crystal on start up.
$X_{in}^{[2]}$	Input	Crystal connection. For 32.768 kHz crystal.
V <sub>RTCcap</sub> <sup>[2]</sup>	Power supply	Capacitor supplied backup RTC supply voltage. Left unconnected if V <sub>RTCbat</sub> is used.
V <sub>RTCbat</sub> <sup>[2]</sup>	Power supply	Battery supplied backup RTC supply voltage. Left unconnected if V <sub>RTCcap</sub> is used.
INT <sup>[2]</sup>	Output	Interrupt output. Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain).
$V_{SS}$	Ground	Ground for the device. Must be connected to the ground of the system.
V <sub>CC</sub>	Power supply	Power supply inputs to the Device. 3.0 V +20%, –10%
HSB	Input/Output	Hardware STORE Busy (HSB) Output: Indicates busy status of nvSRAM when LOW. After each Hardware and Software STORE operation, HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional). Input: Hardware STORE implemented by pulling this pin LOW externally.
V <sub>CAP</sub>	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.

#### Notes

- Address expansion for 1-Mbit. NC pin not connected to die.
   Left unconnected if RTC feature is not used.



# **Device Operation**

The CY14B256KA nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations SRAM read and write operations are inhibited. The CY14B256KA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. Refer the Truth Table For SRAM Operations on page 24 for a complete description of read and write modes.

#### **SRAM Read**

The CY14B256KA performs a read cycle whenever  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW, and  $\overline{\text{WE}}$  and  $\overline{\text{HSB}}$  are HIGH. The address specified on pins  $A_{0-14}$  determines which of the 32,768 data bytes are accessed. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle #1). If the read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle #2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  or  $\overline{\text{HSB}}$  is brought LOW.

#### **SRAM Write**

A write cycle is performed when  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW and  $\overline{\text{HSB}}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins IO $_{0-7}$  are written into the memory if it is valid  $t_{\text{SD}}$  before the end of a  $\overline{\text{WE}}$ -controlled write, or before the end of an  $\overline{\text{CE}}$ -controlled write. It is recommended that  $\overline{\text{OE}}$  be kept HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{\text{HZWE}}$  after  $\overline{\text{WE}}$  goes LOW.

## **AutoStore Operation**

The CY14B256KA stores data to the nvSRAM using one of three storage operations. These three operations are: Hardware STORE, activated by the HSB; Software STORE, activated by an address sequence; AutoStore, on device power-down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14B256KA.

During normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If the capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 6. In case AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

Figure 2. AutoStore Mode




Figure 2 shows the proper connection of the storage capacitor (V<sub>CAP</sub>) for automatic STORE operation. Refer to DC Electrical Characteristics on page 16 for the size of the V<sub>CAP</sub>. The voltage on the V<sub>CAP</sub> pin is driven to V<sub>CC</sub> by a regulator on the chip. Place a pull-up on WE to hold it inactive during power-up. This pull-up is only effective if the WE signal is tristate during power-up. Many MPUs tristate their controls on power-up. This must be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the WE held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place.

# Hardware STORE (HSB) Operation

The CY14B256KA provides the  $\overline{\text{HSB}}$   $\overline{\text{pin}}$  to control and acknowledge the STORE operations. The  $\overline{\text{HSB}}$   $\overline{\text{pin}}$  is used to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14B256KA conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle begins only if a write to the SRAM <u>has</u> taken place since the last STORE or RECALL cycle. The  $\overline{\text{HSB}}$  pin also acts as an open drain driver (internal 100 k $\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

Note After each Hardware and Software STORE operation  $\overline{\text{HSB}}$  is driven HIGH for a short time (t<sub>HHHD</sub>) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.

SRAM write operations that are in progress when HSB is driven LOW by any means are given time (t<sub>DELAY</sub>) to complete before the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after HSB goes LOW are in<u>hibited</u> until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14B256KA. But any SRAM read and write cycles are inhibited until HSB is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14B256KA continues to drive the HSB pin LOW, releasing



it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for  $t_{LZHSB}$  time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

#### Hardware RECALL (Power-Up)

During power-up or after any low power condition ( $V_{CC}$ <  $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the  $V_{SWITCH}$  on powerup, a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, the HSB pin is driven LOW by the HSB driver and all reads and writes to nvSRAM are inhibited.

#### Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14B256KA Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ

- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0FC0 Initiate STORE cycle

The software sequence may be clocked with CE controlled reads or OE controlled reads, with WE kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is activated again for the read and write operation.

#### **Software RECALL**

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0C63 Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.



Table 1. Mode Selection

CE	WE	OE	A <sub>14</sub> -A <sub>0</sub> <sup>[3]</sup>	Mode	I/O	Power
Н	Х	Х	X	Not Selected	Output High Z	Standby
L	Н	L	Х	Read SRAM	Output Data	Active
L	L	Х	Х	Write SRAM	Input Data	Active
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output Data	Active <sup>[4]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output Data	Active <sup>[4]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active I <sub>CC2</sub> <sup>[4]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active <sup>[4]</sup>

#### **Preventing AutoStore**

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0B45 AutoStore Disable

The AutoStore is reenabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation.

To initiate the AutoStore enable sequence, the following sequence of CE or OE controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0B46 AutoStore Enable

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) issued to save the AutoStore state through subsequent power-down cycles. The part comes from the factory with AutoStore enabled and 0x00 written in all cells.

#### **Data Protection**

The CY14B256KA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}.$  If the CY14B256KA is in a write mode (both CE and WE are LOW) at power-up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{LZHSB}$  (HSB to output active). This protects against inadvertent writes during power-up or brown out conditions.

#### Notes

- 3. While there are 15 address lines on the CY14B256KA, only the lower 14 are used to control software modes.
- 4. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



# **Real Time Clock Operation**

# nvTIME Operation

The CY14B256KA offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. RTC registers use the last 16 address locations of the SRAM. Internal double buffering of the clock and timer information registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock accuracy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

RTC functionality is described in the following sections. The RTC register addresses for CY14B256KA range from 0x7FF0 to 0x7FFF. Refer to Table 3 on page 12 and Table 4 on page 13 for a detailed Register Map description.

# **Clock Operations**

The clock registers maintain time up to 9,999 years in one-second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time with a read cycle. These registers contain the time of day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

#### Reading the Clock

The double buffered RTC register structure reduces the chance of reading incorrect data from the clock. Internal updates to the CY14B256KA time keeping registers are stopped when the read bit 'R' (in the flags register at 0x7FF0) is set to '1' before reading clock data to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

When a read sequence of RTC device is initiated, the update of the user timekeeping registers stops and does not restart until a '0' is written to the read bit 'R' (in the flags register at 0x7FF0). After the end of read sequence, all the RTC registers are simultaneously updated within 20 ms.

#### Setting the Clock

A write access to the RTC device stops updates to the time keeping registers and enables the time to be set when the write bit 'W' (in the flags register at 0x7FF0) is set to '1'. The correct day, date, and time is then written into the registers and must be in 24 hour BCD format. The time written is referred to as the "Base Time". This value is stored in nonvolatile registers and used in the calculation of the current time. When the write bit 'W' is cleared by writing '0' to it, the values of timekeeping registers are transferred to the actual clock counters after which the clock resumes normal operation.

If the time written to the timekeeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continue counting to 0xF before rolling over to 0x0 after which RTC resumes normal operation.

**Note** After 'W' bit is set to '0', values written into the timekeeping, alarm, calibration, and interrupt registers are transferred to the RTC time keeping counters in  $t_{RTCp}$  time. These counter values must be saved to nonvolatile memory either by initiating a

Software/Hardware STORE or AutoStore operation. While working in AutoStore disabled mode, perform a STORE operation after  $t_{\text{RTCp}}$  time while writing into the RTC registers for the modifications to be correctly recorded.

# **Backup Power**

The RTC in the CY14B256KA is intended for permanently powered operation. The  $V_{RTCcap}$  or  $V_{RTCbat}$  pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power,  $V_{CC}$ , fails and drops below  $V_{SWITCH}$  the device switches to the backup power supply.

The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the nonvolatile elements when power was lost.

During backup operation, the CY14B256KA consumes a  $0.35 \,\mu\text{A}$  (Typ) at room temperature. The user must choose capacitor or battery values according to the application.

**Note**: If a battery is applied to  $V_{RTCbat}$  pin prior to  $V_{CC}$ , the chip will draw high  $I_{BAK}$  current. This occurs even if the oscillator is disabled. In order to maximize battery life,  $V_{CC}$  must be applied before a battery is applied to  $V_{RTCbat}$  pin.

Backup time values based on maximum current specifications are shown in the following Table 2. Nominal backup times are approximately two times longer.

Table 2. RTC Backup Time

Capacitor Value	Backup Time
0.1 F	72 hours
0.47 F	14 days
1.0 F	30 days

Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3 V lithium is recommended and the CY14B256KA sources current only from the battery when the primary power is removed. However, the battery is not recharged at any time by the CY14B256KA. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.

### Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0x7FF8 controls the enable and disable of the oscillator. This bit is nonvolatile and is shipped to customers in the "enabled" (set to '0') state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While system power is off, if the voltage on the backup supply ( $V_{RTCcap}$  or  $V_{RTCbat}$ ) falls below their respective minimum level, the oscillator may fail. The CY14B256KA has the ability to detect oscillator failure when system power is restored. This is recorded in the Oscillator Fail Flag (OSCF) of the flags register at the address 0x7FF0. When the device is powered on ( $V_{CC}$  goes above  $V_{SWITCH}$ ) the OSCEN bit is checked for the 'enabled' status. If the OSCEN bit is enabled and the oscillator is not active



within the first 5 ms, the OSCF bit is set to '1'. The system must check for this condition and then write '0' to clear the flag.

Note that in addition to setting the OSCF flag bit, the time registers are reset to the 'Base Time', which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

The value of OSCF must be reset to '0' when the time registers are written for the first time. This initializes the state of this bit which may have become set when the system was first powered on

To reset OSCF, set the write bit 'W' (in the flags register at 0x7FF0) to a '1' to enable writes to the flags register. Write a '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

# Calibrating the Clock

The RTC is driven by a quartz controlled crystal with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal and calibration. The crystals available in market typically have an error of  $\pm 20$  ppm to  $\pm 35$  ppm. However, CY14B256KA employs a calibration circuit that improves the accuracy to  $\pm 1/-2$  ppm at 25 °C. This implies an error of  $\pm 2.5$  seconds to  $\pm 3$ 0 seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in Calibration register at 0x7FF8. The calibration bits occupy the five lower order bits in the Calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or –2.034 ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once every minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is, 4.068 or –2.034 ppm of adjustment per calibration step in the Calibration register.

To determine the required calibration, the CAL bit in the flags register (0x7FF0) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the Calibration register to offset this error

**Note** Setting or changing the Calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit 'W' (in the flags register at 0x7FF0) to '1' to enable writes to the flags register . Write a value to CAL, and then reset the write bit to '0' to disable writes.

#### Alarm

The alarm function compares user programmed values of alarm time and date (stored in the registers 0x7FF1-5) with the corresponding time of day and date values. When a match occurs, the alarm internal flag (AF) is set and an interrupt is generated on INT pin if Alarm Interrupt Enable (AIE) bit is set.

There are four alarm match fields – date, hours, minutes, and seconds. Each of these fields has a match bit that is used to determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match is required and therefore, alarm is disabled. Selecting all match bits (all 0s) causes an exact time and date match

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the flags register at 0x7FF0 indicates that a date or time match has occurred. The AF bit is set to '1' when a match occurs. Reading the flags register clears the alarm flag bit (and all others). A hardware interrupt pin may also be used to detect an alarm event.

To set, clear or enable an alarm, set the 'W' bit (in flags register -0x7FF0) to '1' to enable writes to Alarm Registers. After writing the alarm value, clear the 'W' bit back to '0' for the changes to take effect.

**Note** CY14B256KA requires the alarm match bit for seconds (bit 'D7' in Alarm-Seconds register 0x7FF2) to be set to '0' for proper operation of Alarm Flag and Interrupt..

# **Watchdog Timer**

The watchdog timer is a free running down counter that uses the 32 Hz clock (31.25 ms) derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the watchdog timer register.

The timer consists of a loadable register and a free running counter. On power-up, the watchdog time out value in register 0x7FF7 is loaded into the counter load register. Counting begins on power-up and restarts from the loadable value any time the watchdog strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output. You can prevent the time out interrupt by setting WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog time out value and to be restarted. As long as the user sets the WDS bit prior to the counter reaching the terminal value, the interrupt and WDT flag never occur.


New time out values are written by setting the watchdog write bit to '0'. When the WDW is '0', new writes to the watchdog time out value bits D5–D0 are enabled to modify the time out value. When WDW is '1', writes to bits D5–D0 are ignored. The WDW function enables a user to set the WDS bit without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 3. Note that setting the watchdog time out value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the watchdog interrupt enable (WIE) bit in the interrupt register is set, a hardware



interrupt on INT pin is also generated on watchdog timeout. The flag and the hardware interrupt are both cleared when user reads the flags register.

Figure 3. Watchdog Timer Block Diagram



#### **Power Monitor**

The CY14B256KA provides a power management scheme with power fail interrupt capability. It also controls the internal switch to backup power for the clock and protects the memory from low  $V_{CC}$  access. The power monitor is based on an internal band gap reference circuit that compares the  $V_{CC}$  voltage to  $V_{SWITCH}$  threshold.

As described in the AutoStore Operation on page 4, when  $V_{SWITCH}$  is reached as  $V_{CC}$  decays from power loss, a data STORE operation is initiated from SRAM to the nonvolatile elements, securing the last SRAM data state. Power is also switched from  $V_{CC}$  to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the RTC functions are not available to the user. The RTC clock continues to operate in the background. The updated RTC time keeping registers data are available to the user after  $V_{CC}$  is restored to the device (see AutoStore/Power-Up RECALL on page 21).

#### Interrupts

The CY14B256KA has flags register, interrupt register and interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the interrupt register (0x7FF6). In addition, each has an associated flag bit in the flags register (0x7FF0) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on INT pin. These two bits are located in the interrupt register and can be used to drive level or pulse mode output from the INT pin. In pulse mode, the pulse width is

internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the level mode, the pin goes to its active polarity until the flags register is read by the user. This mode is used as an interrupt to a host microcontroller. The control bits are summarized in the following section.

Interrupts are only generated while working on normal power and are not triggered when system is running in backup power mode.

**Note** CY14B256KA generates valid interrupts only after the Powerup RECALL sequence is completed. All events on INT pin must be ignored for  $t_{\mbox{HRECALL}}$  duration after powerup.

### **Interrupt Register**

**Watchdog Interrupt Enable (WIE)**. When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog time out occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in flags register.

**Alarm Interrupt Enable (AIE).** When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF flag in flags register.

**Power Fail Interrupt Enable (PFE).** When set to '1', the power fail monitor drives the pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in flags register.

**High/Low (H/L).** When set to a '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives high only when  $V_{CC}$  is greater than  $V_{SWITCH}$ . When set to a '0', the INT pin is active LOW and the drive mode is open drain. The INT pin must be pulled up to Vcc by a 10 k resistor while using the interrupt in active LOW mode.

**Pulse/Level (P/L).** When set to a '1' and an interrupt occurs, the INT pin is driven for approximately 200 ms. When P/L is set to a '0', the INT pin is driven high or low (determined by H/L) until the flags register is read.

When an enabled interrupt source activates the INT pin, an external host reads the flags register to determine the cause. All flags are cleared when the register is read. If the INT pin is programmed for level mode, then the condition clears and the INT pin returns to its inactive state. If the pin is programmed for pulse mode, then reading the flag also clears the flag and the pin. The pulse does not complete its specified duration if the flags register is read. If the INT pin is used as a host reset, then the flags register is not read during a reset.

#### Flags Register

The flags register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. These flags are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts to be informed when a flag is set. These flags are automatically reset when the register is read. The flags register is automatically loaded with the value 0x00 on power-up (except for the OSCF bit; see Stopping and Starting the Oscillator on page 7).



WDF Watchdog Timer WIE P/L PF Power Pin Monitor INT PFE Driver VINT H/L Vss AF Clock Alarm AIE

Figure 4. Interrupt Block Diagram

WIE - Watchdog Interrupt Enable PF - Power Fail Flag

WDF - Watchdog Timer Flag

PFE - Power Fail Enable

AF - Alarm Flag

AIE - Alarm Interrupt Enable

P/L - Pulse Level


H/L - High/Low

# **RTC External Components**

The RTC requires connecting an external 32.768 kHz crystal and  $C_1$ ,  $C_2$  load capacitance as shown in the Figure 5. The figure shows the recommnded RTC external component values. The

load capacitances  $C_1$  and  $C_2$  are inclusive of parasitic of the printed circuit board (PCB). The PCB parasitic includes the capacitance due to land pattern of crystal pads/pins,  $X_{\text{in}}/X_{\text{out}}$  pads and copper traces connecting crystal and device pins.

Figure 5. RTC Recommended Component Configuration [5]



# Recommended Values

 $Y_1 = 32.768 \text{ kHz } (12.5 \text{ pF})$   $C_1 = 10 \text{ pF}$  $C_2 = 67 \text{ pF}$ 

**Note:** The recommended values for C1 and C2 include board trace capacitance.

#### Note

<sup>5.</sup> For nonvolatile static random access memory (nvSRAM) real time clock (RTC) design guidelines and best practices, see application note AN61546.



# PCB Design Considerations for RTC

RTC crystal oscillator is a low current circuit with high impedance nodes on their crystal pins. Due to lower timekeeping current of RTC, the crystal connections are very sensitive to noise on the board. Hence it is necessary to isolate the RTC circuit from other signals on the board.

It is also critical to minimize the stray capacitance on the PCB. Stray capacitances add to the overall crystal load capacitance and therefore cause oscillation frequency errors. Proper bypassing and careful layout are required to achieve the optimum RTC performance.

# Layout requirements

The board layout must adhere to (but not limited to) the following guidelines during routing RTC circuitry. Following these guidelines help you achieve optimum performance from the RTC design.

■ It is important to place the crystal as close as possible to the X<sub>in</sub> and X<sub>out</sub> pins. Keep the trace lengths between the crystal and RTC equal in length and as short as possible to reduce the probability of noise coupling by reducing the length of the antenna.

- Keep X<sub>in</sub> and X<sub>out</sub> trace width lesser than 8 mils. Wider trace width leads to larger trace capacitance. The larger these bond pads and traces are, the more likely it is that noise can couple from adjacent signals.
- Shield the X<sub>in</sub> and X<sub>out</sub> signals by providing a guard ring around the crystal circuitry. This guard ring prevents noise coupling from neighboring signals.
- Take care while routing any other high speed signal in the vicinity of RTC traces. The more the crystal is isolated from other signals on the board, the less likely it is that noise is coupled into the crystal. Maintain a minimum of 200 mil separation between the X<sub>in</sub>, X<sub>out</sub> traces and any other high speed signal on the board.
- No signals should run underneath crystal components on the same PCB layer.

Create an isolated solid copper plane on adjacent PCB layer and underneath the crystal circuitry to prevent unwanted noise coupled from traces routed on the other signal layers of the PCB. The local plane should be separated by at least 40 mils from the neighboring plane on the same PCB layer. The solid plane should be in the vicinity of RTC components only and its perimeter should be kept equal to the guard ring perimeter. Figure 6 shows the recommended layout for RTC circuit.

Figure 6. Recommended Layout for RTC






Table 3. RTC Register Map [6, 7]

Register				BCD Form	at Data <sup>[6]</sup>				Function/Dange
CY14B256KA	D7	D6	D5	D4	D3	D2	D1	D0	- Function/Range
0x7FFF		10s y	ears			Ye	ears		Years: 00-99
0x7FFE	0	0	0	10s months		Мо	onths		Months: 01–12
0x7FFD	0	0	10s day	of month		Day o	f month		Day of month: 01–31
0x7FFC	0	0	0	0	0		Day of w	reek	Day of week: 01–07
0x7FFB	0	0	10s	hours		H	ours		Hours: 00-23
0x7FFA	0	10s minutes				Mir	nutes		Minutes: 00-59
0x7FF9	0	10s seconds				Sec	conds		Seconds: 00-59
0x7FF8	OSCEN (0)	0	Cal sign (0)					Calibration values [8]	
0x7FF7	WDS (0)	WDW (0)			WDT (0	000000)			Watchdog <sup>[8]</sup>
0x7FF6	WIE (0)	AIE (0)	PFE (0)	0	H/L (1)	P/L (0)	0	0	Interrupts [8]
0x7FF5	M (1)	0	10s ala	arm date		Alar	m day		Alarm, Day of month: 01-31
0x7FF4	M (1)	0	10s ala	rm hours		Alarn	n hours		Alarm, hours: 00-23
0x7FF3	M (1)	10s	alarm mi	inutes		Alarm minutes			Alarm, minutes: 00-59
0x7FF2	M (1)	10s	alarm se	conds		Alarm, seconds			Alarm, seconds: 00-59
0x7FF1		10s cer	nturies		Centuries			Centuries: 00-99	
0x7FF0	WDF	AF	PF	OSCF <sup>[9]</sup>	0	CAL (0)	W (0)	R (0)	Flags <sup>[8]</sup>

### Notes

The unused bits of RTC registers are reserved for future use and should be set to '0'.
 () designates values shipped from the factory.
 This is a binary value, not a BCD value.
 When the user resets OSCF flag bit, the flags register will be updated after t<sub>RTCp</sub> time.



Table 4. Register Map Detail

Register									
CY14B256KA	- Description								
A ====	Time Keeping - Years								
0x7FFF	D7	D6	D5	D4	D3	D2	D1	D0	
		10s	years	ı		Ye	ears		
	Contains the lower two BCD digits of the year. Lower nibble (four bits) contains the value for years; upper n (four bits) contains the value for 10s of years. Each nibble operates from 0 to 9. The range for the register is 0								
	(four bits) co	ntains the valu	e for 10s of yea			n 0 to 9. The n	ange for the re	egister is 0–99	
0x7FFE		ı	T	Time Keepin			T		
	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	10s month			onths		
	Contains the upper nibble	BCD digits of (one bit) cont	the month. Lovains the upper	wer nibble (fou digit and opera	r bits) contains ites from 0 to	s the lower dig 1. The range	git and operat for the registe	es from 0 to 9 er is 1–12.	
0x7FFD				Time Keep	ing - Date				
OXIIID	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	10s day	of month		Day o	f month		
	from 0 to 9;	upper nibble (†	r the date of the two bits) contain matically adjus	ns the 10s digit					
07550		Time Keeping - Day							
0x7FFC	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	0	0		Day of week	(	
		rom 1 to 7 the	ontains a value n returns to 1. T	he user must a	ssign meanin				
0x7FFB				Time Keepi	ng - Hours				
UXIII B	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	10s ł	nours		Ho	ours		
			hours in 24 ho two bits) contai						
0x7FFA				Time Keepin	g - Minutes				
OXIIIA	D7	D6	D5	D4	D3	D2	D1	D0	
	0		10s minutes			Mir	nutes		
	Contains the BCD value of minutes. Lower nibble (four bits) contains the lower digit and oper upper nibble (three bits) contains the upper minutes digit and operates from 0 to 5. The range 0–59.							es from 0 to 9 the register	
0×7550				Time Keeping	g - Seconds				
0x7FF9	D7	D6	D5	D4	D3	D2	D1	D0	
	0		10s seconds	1		Sec	conds	1	
			f seconds. Low ontains the upp						



Table 4. Register Map Detail (continued)

Register CY14B256KA				Descri	ption					
	Calibration/Control									
0x7FF8	D7	D6	D5	D4	D3	D2	D1	D0		
	OSCEN	0	Calibration sign			Calibration				
OSCEN		Oscillator Enable. When set to '1', the oscillator is stopped. When set to '0', the oscillator runs. Disabling the oscillator saves battery or capacitor power during storage.								
Calibration Sign	Determines i	f the calibratio	n adjustment is	applied as an a	addition (1) to	or as a subtra	ction (0) from	the time-base		
Calibration	These five b	its control the	calibration of th	ne clock.						
07557				WatchDo	g Timer					
0x7FF7	D7	D6	D5	D4	D3	D2	D1	D0		
	WDS	WDW			WE	T	I			
WDS			his bit to '1' relo ically after the							
WDW	allows the us bits D5–D0 to in more deta	Watchdog write enable. Setting this bit to '1' disables any WRITE to the watchdog timeout value (D5–D0). This allows the user to set the watchdog strobe bit without disturbing the timeout value. Setting this bit to '0' allows bits D5–D0 to be written to the watchdog register when the next write cycle is complete. This function is explained in more detail in Watchdog Timer on page 8.								
WDT	represents a 2 seconds (s	multiplier of the etting of 3 Fh)	on. The watch ne 32 Hz count . Setting the wa et to 0 on a prev	(31.25 ms). Thatchdog timer revious cycle.	ne range of tir egister to 0 dis	neout value is	31.25 ms (a	setting of 1) to		
0x7FF6				Interrupt Sta	tus/Control					
	D7	D6	D5	D4	D3	D2	D1	D0		
	WIE	AIE	PFE	0	H/L	P/L	0	0		
WIE	Watchdog in pin and the \	terrupt enable NDF flag. Whe	. When set to ' en set to '0', the	1' and a watch watchdog tim	dog timeout o eout affects o	occurs, the want	atchdog timer flag.	drives the IN		
AIE		ipt enable. Wh only affects th	nen set to '1', th ne AF flag.	e alarm match	drives the IN	T pin and the	AF flag. Whe	en set to '0', the		
PFE			et to '1', the povenly the PF flag		drives the IN	T pin and the	PF flag. Whe	en set to '0', the		
0	Reserved for	r future use								
H/L	High/Low. W	hen set to '1', t	he INT pin is dri	ven active HIG	H. When set to	o '0', the INT p	in is open dra	in, active LOW		
P/L		ly 200 ms. Wi	'1', the INT phen set to '0', t							
0x7FF5				Alarm	- Day					
UATET	D7	D6	D5	D4	D3	D2	D1	D0		
	М	0	10s ala	rm date		Aları	n date	•		
	Contains the	alarm value f	or the date of the	ne month and t	he mask bit to	select or de	select the dat	te value.		
М		n this bit is set	to '0', the date v	alue is used in	the alarm ma	tch. Setting th	is bit to '1' ca	uses the matc		



Table 4. Register Map Detail (continued)

Register				D	ntion					
CY14B256KA	Description									
07554	Alarm - Hours									
0x7FF4	D7	D6	D5	D4	D3	D2	D1	D0		
	М	0	10s alar	m hours		Alarn	n hours	1		
	Contains the	alarm value f	or the hours an	d the mask bit	to select or d	eselect the ho	ours value.			
М		Match. When this bit is set to '0', the hours value is used in the alarm match. Setting this bit to '1' causes the natch circuit to ignore the hours value.								
0x7FF3				Alarm - I	Vinutes					
UX/FF3	D7	D6	D5	D4	D3	D2	D1	D0		
	М	1	0s alarm minut	es		Alarm	minutes	II.		
	Contains the	alarm value f	or the minutes	and the mask	bit to select or	deselect the	minutes valu	e.		
M			to '0', the minuminutes value.		sed in the alar	m match. Set	ting this bit to	'1' causes		
0x7FF2				Alarm - S	Seconds					
02/112	D7	D6	D5	D4	D3	D2	D1	D0		
	M	1	0s alarm secon	ıds		Alarm	seconds			
	Contains the alarm value for the seconds and the mask bit to select or deselect the seconds' value.									
М		Match. When this bit is set to '0', the seconds value is used in the alarm match. Setting this bit to '1' causes the match circuit to ignore the seconds value.								
0x7FF1	Time Keeping - Centuries									
VA/IIII	D7	D6	D5	D4	D3	D2	D1	D0		
	10s centuries Centuries									
	Contains the BCD value of centuries. Lower nibble (four bits) contains the lower digit and operates from 0 to upper nibble (four bits) contains the upper digit and operates from 0 to 9. The range for the register is 0–9 centuries.									
07550	Flags									
0x7FF0	D7	D6	D5	D4	D3	D2	D1	D0		
	WDF	AF	PF	OSCF	0	CAL	W	R		
WDF			read only bit is red to '0' when					0 without be		
AF			bit is set to '1' v s cleared when					alarm regist		
PF			nly bit is set to 1 r is read or on		alls below the	power fail thr	eshold V <sub>SWIT</sub>	<sub>CH</sub> . It is clea		
OSCF	This indicate and is never	s that RTC ba cleared intern	on power-up in ckup power fail ckup power fail ally by the chip ag bit, the bit w	ed and clock vo. The user mu	alue is no long st check for th	er valid. This is condition a	bit survives t	he power cy		
CAL			et to '1', a 512 . This bit defau				When set to	'0', the INT		
W	registers, ala	orm registers, of the RTC re	W' bit to '1' frecalibration regisegisters to be troop time to comp	ster, interrupt re cansferred to th	gister and flag ne time keepir	gs register. Se ig counters if	etting the 'W'	bit to '0' caus		
R	Read enable during the re	e: Setting 'R' be ading process	it to '1', stops cl s. Set 'R' bit to 't t to '1'. This bit	lock updates to 0' to resume cl	user RTC recock updates to	gisters so tha				



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage temperature ......-65 °C to +150 °C Maximum accumulated storage time At 150 °C ambient temperature ...... 1000 h At 85 °C ambient temperature ...... 20 Years Maximum junction temperature ......150 °C Supply voltage on  $V_{CC}$  relative to  $V_{SS}$  ......–0.5 V to 4.1 V Voltage applied to outputs in High Z state ......–0.5 V to  $V_{CC}$  + 0.5 V Input voltage ......–0.5 V to  $V_{CC}$  + 0.5 V

# **Operating Range**

Range Ambient Temperature		V <sub>CC</sub>
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

# **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> [10]	Max	Unit
V <sub>CC</sub>	Power supply voltage		2.7	3.0	3.6	V
I <sub>CC1</sub>	Average V <sub>cc</sub> current	$t_{RC}$ = 25 ns $t_{RC}$ = 45 ns Values obtained without output loads (I <sub>OUT</sub> = 0 mA)	-	-	70 52	mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, V <sub>CC</sub> = Max. Average current for duration t <sub>STORE</sub>	1	-	10	mA
I <sub>CC3</sub> <sup>[10]</sup>	Average V <sub>CC</sub> current at t <sub>RC</sub> = 200 ns, V <sub>CC(Typ)</sub> , 25 °C	All inputs cycling at CMOS levels. Values obtained without output loads (I <sub>OUT</sub> = 0 mA).	_	35	_	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Average current for duration t <sub>STORE</sub>	_	-	5	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current	$CE \ge (V_{CC} - 0.2 \text{ V}).$ $V_{IN} \le 0.2 \text{ V or } \ge (V_{CC} - 0.2 \text{ V}).$ W bit set to '0'. Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz.	_	-	5	mA
I <sub>IX</sub> <sup>[11]</sup>	Input leakage current (except HSB)	$V_{CC}$ = Max, $V_{SS} \le V_{IN} \le V_{CC}$	<b>–</b> 1	-	+1	μA
	Input leakage current (for HSB)	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-100		+1	μA
I <sub>OZ</sub>	Off state output leakage current	$\frac{V_{CC}}{CE} = \underline{Max}, V_{SS} \le \underline{V_{OUT}} \le V_{CC},$ $\overline{CE}$ or $\overline{OE} \ge V_{IH}$ or $\overline{WE} \le V_{IL}$	<b>–1</b>	-	+1	μA
V <sub>IH</sub>	Input HIGH voltage		2.0	_	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage		V <sub>SS</sub> – 0.5	_	0.8	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OUT</sub> = –2 mA	2.4	_	_	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OUT</sub> = 4 mA	1		0.4	V

Document Number: 001-55720 Rev. \*I

 <sup>10.</sup> Typical values are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub>. Not 100% tested.
 11. The HSB pin has l<sub>OUT</sub> = -2 µA for V<sub>OH</sub> of 2.4 V when both active HIGH and low drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.



# **DC Electrical Characteristics** (continued)

Over the Operating Range

Parameter	Description	Test Conditions	Min	<b>Typ</b> [10]	Max	Unit
* CAP	Storage capacitor	Between V <sub>CAP</sub> pin and V <sub>SS</sub>	61	68	180	μF
	Maximum voltage driven on V <sub>CAP</sub> pin by the device	V <sub>CC</sub> = Max	-	-	V <sub>CC</sub>	V

# **Data Retention and Endurance**

Over the Operating Range

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
$NV_C$	Nonvolatile STORE operations	1,000	K

# Capacitance

Parameter <sup>[14]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance (except HSB)	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(Typ)}$	7	pF
	Input capacitance (for HSB)		8	pF
C <sub>OUT</sub>	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF

# **Thermal Resistance**

Parameter <sup>[14]</sup>	Description	Test Conditions	48-pin SSOP	Unit
$\Theta_{JA}$	Thermal resistance (Junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in		°C/W
$\Theta_{\sf JC}$	Thermal resistance (Junction to case)	accordance with EIA/JESD51.	24.71	°C/W

#### Notes

Document Number: 001-55720 Rev. \*I

<sup>12.</sup> Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V<sub>CAP</sub> options.


<sup>13.</sup> Maximum voltage on V<sub>CAP</sub> pin (V<sub>VCAP</sub>) is provided for guidance when choosing the V<sub>CAP</sub> capacitor. The voltage rating of the V<sub>CAP</sub> capacitor across the operating temperature range should be higher than the V<sub>VCAP</sub> voltage.

<sup>14.</sup> These parameters are guaranteed by design and are not tested.



# **AC Test Loads**

Figure 7. AC Test Loads



# **AC Test Conditions**

Input pulse levels	0 V to 3 V
Input rise and fall times (10%–90%)	<u>&lt;</u> 3 ns
Input and output timing reference levels	1.5 V

# **RTC Characteristics**

Over the Operating Range

Parameter	Description	Min	<b>Typ</b> [15]	Max	Units	
V <sub>RTCbat</sub>	RTC battery pin voltage		1.8	3.0	3.6	V
I <sub>BAK</sub> [16]	RTC backup current	T <sub>A</sub> (Min)	-	-	0.35	μA
	(Refer Figure 5 for the recommended external componets for RTC)	25 °C	-	0.35	-	μA
		T <sub>A</sub> (Max)	-	_	0.5	μA
V <sub>RTCcap</sub> <sup>[17]</sup>	RTC capacitor pin voltage	T <sub>A</sub> (Min)	1.6	_	3.6	V
		25 °C	1.5	3.0	3.6	V
		T <sub>A</sub> (Max)	1.4	_	3.6	V
tocs	RTC oscillator time to start	•	-	1	2	sec
t <sub>RTCp</sub>	RTC processing time from end of 'W' bit set to '0'		-	-	350	μS
R <sub>BKCHG</sub>	RTC backup capacitor charge current-limiting resistor			_	850	Ω

Document Number: 001-55720 Rev. \*I

<sup>15.</sup> Typical values are at 25 °C,  $V_{CC} = V_{CC(Typ)}$ . Not 100% tested.

<sup>16.</sup> From either V<sub>RTCcap</sub> or V<sub>RTCbat</sub>.

17. If V<sub>RTCcap</sub> > 0.5 V or if no capacitor is connected to V<sub>RTCcap</sub> pin, the oscillator starts in t<sub>OCS</sub> time. If a backup capacitor is connected and V<sub>RTCcap</sub> < 0.5 V, the capacitor must be allowed to charge to 0.5 V for oscillator to start.




# **AC Switching Characteristics**

Over the Operating Range

Parameters [18]  Cypress Parameter  Alt Parameter			25	ns	45	ns	
		Description	Min	Max	Min	Max	Unit
SRAM Read	Cycle		•	•	•	•	
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	_	25	_	45	ns
t <sub>RC</sub> <sup>[19]</sup>	t <sub>RC</sub>	Read cycle time	25	-	45	-	ns
t <sub>AA</sub> <sup>[20]</sup>	t <sub>AA</sub>	Address access time	_	25	_	45	ns
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	-	12	_	20	ns
t <sub>OHA</sub> <sup>[20]</sup>	t <sub>OH</sub>	Output hold after address change	3	_	3	_	ns
t <sub>I ZCF</sub> [21, 22]	$t_{LZ}$	Chip enable to output active	3	-	3	_	ns
t <sub>HZCF</sub> [21, 22]	t <sub>HZ</sub>	Chip disable to output Inactive	-	10	-	15	ns
t <sub>LZOE</sub> [21, 22]	t <sub>OLZ</sub>	Output enable to output active	0	-	0	_	ns
t <sub>HZOE</sub> [21, 22]	t <sub>OHZ</sub>	Output disable to output inactive	-	10	-	15	ns
t <sub>PU</sub> <sup>[21]</sup>	t <sub>PA</sub>	Chip enable to power active	0	-	0	-	ns
t <sub>PD</sub> <sup>[21]</sup>	t <sub>PS</sub>	Chip disable to power standby	-	25	-	45	ns
SRAM Write	Cycle		- 1	•	.1		
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	25	-	45	_	ns
t <sub>PWE</sub>	t <sub>WP</sub>	Write pulse width	20	-	30	-	ns
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	20	_	30	_	ns
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	10	_	15	_	ns
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	_	0	-	ns
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	20	_	30	-	ns
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	_	0	-	ns
t <sub>HA</sub>	t <sub>WR</sub>	Address hold after end of write	0	-	0	-	ns
t <sub>HZWE</sub> [21, 22, 23]	t <sub>WZ</sub>	Write enable to output disable	_	10	_	15	ns
t <sub>LZWE</sub> [21, 22]	t <sub>OW</sub>	Output active after end of write	3	-	3	_	ns

# **Switching Waveforms**

Figure 8. SRAM Read Cycle #1 (Address Controlled)  $^{[19,\ 20,\ 24]}$ 



#### Notes

- 18. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified log./I<sub>OH</sub> and load capacitance shown in Figure 7 on page 18.

  19. WE must be HIGH during SRAM read cycles.

  20. Device is continuously selected with CE and OE LOW.

- 21. These parameters are guaranteed by design and are not tested.

  22. Measured ±200 mV from steady state output voltage.

  23. If WE is low when CE goes low, the outputs remain in the high impedance state.

  24. HSB must remain HIGH during Read and Write cycles.



# Switching Waveforms (continued)

Figure 9. SRAM Read Cycle #2 (CE and OE Controlled) [25, 26]




Figure 10. SRAM Write Cycle #1 (WE Controlled) [26, 27, 28]





Figure 11. SRAM Write Cycle #2 (CE Controlled) [26, 27, 28]



- 25. WE must be HIGH during SRAM read cycles.
- 26. HSB must remain HIGH during Read and Write cycles.
  27. If WE is low when CE goes low, the outputs remain in the high impedance state.
  28. CE or WE must be ≥V<sub>IH</sub> during address transitions.




# **AutoStore/Power-Up RECALL**

Over the Operating Range

Parameter	Description	Min	Max	Unit
t <sub>HRECALL</sub> [29]	Power-Up RECALL duration	_	20	ms
t <sub>STORE</sub> [30]	STORE cycle duration	_	8	ms
t <sub>DELAY</sub> [31]	Time allowed to complete SRAM write cycle	_	25	ns
V <sub>SWITCH</sub>	Low voltage trigger level	_	2.65	V
t <sub>VCCRISE</sub> [32]	V <sub>CC</sub> rise time	150	_	μs
V <sub>HDIS</sub> <sup>[32]</sup>	HSB output disable voltage	_	1.9	V
t <sub>LZHSB</sub> <sup>[32]</sup>	HSB to output active time	-	5	μs
t <sub>HHHD</sub> [32]	HSB high active time	_	500	ns

# **Switching Waveforms**

Figure 12. AutoStore or Power-Up RECALL [33]



- 29.  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .
  30. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place
- 31. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.
- 32. These parameters are guaranteed by design and are not tested.
- 33. Read and Write cycles are ignored during STORE, RECALL, and while V<sub>CC</sub> is below V<sub>SWITCH</sub>.
- 34. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.



# **Software Controlled STORE/RECALL Cycle**

Over the Operating Range

Parameter [35, 36]	Description	25	25 ns		45 ns	
raiailletei	Description	Min	Max	Min	Max	Unit
t <sub>RC</sub>	STORE/RECALL initiation cycle time	25	_	45	_	ns
t <sub>SA</sub>	Address setup time	0	_	0	_	ns
t <sub>CW</sub>	Clock pulse width	20	_	30	_	ns
t <sub>HA</sub>	Address hold time	0	_	0	_	ns
t <sub>RECALL</sub>	RECALL duration	_	200	_	200	μs
t <sub>SS</sub> [37, 38]	Soft sequence processing time	_	100	-	100	μs

# **Switching Waveforms**

Figure 13. CE & OE Controlled Software STORE/RECALL Cycle [36]





Figure 14. AutoStore Enable/Disable Cycle<sup>[36]</sup>



#### Notes

- 35. The software sequence is clocked with  $\overline{\text{CE}}$  controlled or  $\overline{\text{OE}}$  controlled reads.
  36. The six consecutive addresses must be read in the order listed in Table 1. WE must be HIGH during all six consecutive cycles.
  37. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.
  38. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
  39. DQ output data at the sixth read may be invalid since the output is disabled at  $t_{\text{DELAY}}$  time.



# **Hardware STORE Cycle**


Over the Operating Range

Parameter	Description	Min	Max	Unit
t <sub>DHSB</sub>	HSB to output active time when write latch not set	_	25	ns
t <sub>PHSB</sub>	Hardware STORE pulse width	15	1	ns

# **Switching Waveforms**

Figure 15. Hardware STORE Cycle [40]

# Write latch set



# Write latch not set





Figure 16. Soft Sequence Processing [41, 42]



- 40. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
- 41. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.

  42. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.



# **Truth Table For SRAM Operations**

HSB must remain HIGH for SRAM operations.

Table 5. Truth Table


CE	WE	OE	Inputs/Outputs	Mode	Power
Н	X	Χ	High Z	Deselect/Power-down	Standby
L	Н	L	Data out (DQ <sub>0</sub> –DQ <sub>7</sub> )	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )	Write	Active

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	CY14B256KA-SP25XIT	51-85061	48-pin SSOP	Industrial
	CY14B256KA-SP25XI			
45	CY14B256KA-SP45XIT			
	CY14B256KA-SP45XI			

All the above parts are Pb-free.


# **Ordering Code Definitions**





# **Package Diagram**

Figure 17. 48-pin SSOP (300 Mils) Package Outline, 51-85061



51-85061 \*F



# **Acronyms**

Acronym	Description			
BCD	Binary Coded Decimal			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
EIA	Electronic Industries Alliance			
HSB	Hardware Store Busy			
I/O	Input/Output			
nvSRAM	non-volatile Static Random Access Memory			
OE	Output Enable			
PCB	Printed Circuit Board			
RoHS	Restriction of Hazardous Substances			
RTC	Real Time Clock			
RWI	Read and Write Inhibited			
SRAM	Static Random Access Memory			
SSOP	Shrink Small Outline Package			
WE	Write Enable			

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure			
%	percent			
°C	degree celsius			
F	farad			
Hz	hertz			
kHz	kilohertz			
kΩ	kilohm			
μΑ	microampere			
mA	milliampere			
μF	microfarad			
MHz	megahertz			
μS	microsecond			
ms	millisecond			
ns	nanosecond			
pF	picofarad			
ppm	parts per million			
V	volt			
Ω	ohm			
W	watt			



# **Document History Page**

*A *B	2763469 2829117 2922858 3143855	GVCH GVCH GVCH	09/14/09 12/16/09 04/26/10 01/17/2011	New data sheet.  Added data retention and endurance table Updated STORE cycles to QuantumTrap from 200K to 1 Million Updated I <sub>BAK</sub> RTC backup current spec unit from nA to μA Added Contents. Moved to external web  Pin Definitions: Added more clarity on HSB pin operation Hardware STORE (HSB) Operation: Added more clarity on HSB pin operation Updated HSB pin operation in Figure 12 and updated footnote 34. Updated package diagram.  Updated Setting the Clock description Added footnote 7 Updated 'W' bit description in Register Map Detail table Updated Maximum Ratings
*A *B	2829117 2922858 3143855	GVCH	12/16/09 04/26/10	Added data retention and endurance table Updated STORE cycles to QuantumTrap from 200K to 1 Million Updated I <sub>BAK</sub> RTC backup current spec unit from nA to μA Added Contents. Moved to external web  Pin Definitions: Added more clarity on HSB pin operation Hardware STORE (HSB) Operation: Added more clarity on HSB pin operation Updated HSB pin operation in Figure 12 and updated footnote 34. Updated package diagram.  Updated Setting the Clock description Added footnote 7 Updated 'W' bit description in Register Map Detail table
	3143855			Hardware STORE (HSB) Operation: Added more clarity on HSB pin operation Updated HSB pin operation in Figure 12 and updated footnote 34. Updated package diagram.  Updated Setting the Clock description Added footnote 7  Updated 'W' bit description in Register Map Detail table
*C		GVCH	01/17/2011	Added footnote 7 Updated 'W' bit description in Register Map Detail table
	3315247			Added t <sub>RTCp</sub> parameter to RTC Characteristics table Figure 11: Typo error fixed Added Acronyms table and Units of Measure table
*D	0010247	GVCH	07/15/2011	Updated DC Electrical Characteristics (Added Note 12 and referred the same note in V <sub>CAP</sub> parameter). Updated Capacitance (Included Input capacitance (for HSB)) and Output capacitance (for HSB)). Updated AC Switching Characteristics (Added Note 18 and referred the same note in Parameters).
*E	3587664	GVCH	04/16/2012	Updated Pin Definitions (Added Note 2 and referred the same note in V <sub>RTCcap</sub> : V <sub>RTCbat</sub> , Xout, Xin, INT pins). Added Note 5 and referred the same note in Figure . Updated Package Diagram.
*F	3660966	GVCH	06/29/2012	Updated DC Electrical Characteristics (Added $V_{VCAP}$ parameter and its details added Note 13 and referred the same note in $V_{VCAP}$ parameter, also referred Note 14 in $V_{VCAP}$ parameter).
*G	3759143	GVCH	09/28/2012	Updated Real Time Clock Operation (description). Updated Maximum Ratings (Removed "Ambient temperature with power applied" and included "Maximum junction temperature"). Updated Package Diagram (spec 51-85061 (Changed revision from *E to *F))
*H	4048849	GVCH	07/03/2013	Updated Pin Definitions: Updated HSB pin description (Added more clarity). Updated Device Operation: Updated AutoStore Operation (Removed sentence "The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress."). Updated Real Time Clock Operation: Updated Backup Power (Added Note). Added RTC External Components. Moved Figure 5 from Flags Register section to RTC External Components section. Added PCB Design Considerations for RTC.
*	4568935	GVCH	11/14/2014	Updated in new template.  Added documentation related hyperlink in page 1



# Sales, Solutions, and Legal Information

## **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

# PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

# **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2009-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.