

DEMO_XDPS2201_65W1

About this document

Scope and purpose

Design information and measurement results of the 65 W high power density USB-PD demo board using XDP™ digital power XDPS2201 and EZ-PD™ CCG3PA.

Intended audience

This document intended for users who wish to use the DEMO_XDPS2201_65W1 board.

Table of contents

Table of contents

1 Introduction

1 Introduction

As the mobile electronic devices, such as note book computer and smart phone, are getting increasingly popular, the market for the high power density quick-charger with USB power delivery (PD) capability is getting more and more attractive. Such an adapter operates with a wide input voltage range, typically from 90 V to 264 V, and a wide output range, from 5 V or even 3.3 V to 20 V. Besides light weight and small dimension, high system efficiency and low standby power are the key requirements for this application.

For a switching mode power supply below 75 W, where a power factor correction (PFC) is not required, the flyback topology is the most cost-effective solution. For this topology, many control methods are available with good performance, such as the quasi-resonant control and the active clamped control. With the quasi-resonant control method, the power MOSFET is turned on at the valley of the voltage across the MOSFET drain-source. In addition, it is hard to achieve the zero-voltage switching (ZVS) over the whole input and output voltage and current range. In addition, high voltage spike at the turn-off of the main switch causes high voltage stress for that switch. With additional components, the voltage stress of the main switch is reduced in the active clamped flyback converter. However, higher voltage stress than the bulk capacitor voltage still exists for the main switch. Besides this, more losses in the primary winding during the energy transferring and difficulty to achieve full ZVS over the whole load range impair the application by this control method.

In the hybrid-flyback (HFB) topology, the main switches automatically have a voltage clamping to the bulk capacitor voltage and, therefore, there is no stress of voltage spike as mentioned in the other two topologies. The low-side switch automatically has the ZVS turn-on, while a controlled negative current ensures ZVS turn-on for the high-side switch. The snubber circuit, as in the quasi-resonant converter and the active clamped flyback converter, is not required. In addition, both the transformer and the resonant capacitor of the HFB converter contribute to the intermediate energy storage and transferring, which enables a very compact design. All these features make HFB the most promising topology for high power density designs.

A 65 W demo board for USB-PD application, based on the HFB controller XDPS2201 [1] and the USB-PD controller CYPD3174-24LQXQ [2], is introduced in this document. This board is designed for a wide input application and provides PD output voltage profile of 5 V, 9 V, 12 V, 15 V and 20 V. In addition, the demo board supports PPS output from 5 V to 20 V with the voltage step defined by the PD device. The nominal continuous output current is 3.25 A.

While the design of the HFB converter with XDPS2201 is illustrated in the design guide [3] and the design excel sheet [4], this document focuses on the following topics:

- Board description (**[Chapter 2](#page-3-0)**)
- Measurement result (**[Chapter 3](#page-12-0)**)
- Summary (**[Chapter 4](#page-30-0)**)
- Change history (**[Chapter 6](#page-32-0)**)
- References (**[Chapter 5](#page-31-0)**)

2 Board description

This chapter covers the following topics:

- Input and output specifications (**Chapter 2.1**)
- Board circuit, PCB and key components (**[Chapter 2.2](#page-4-0)**)

2.1 Input and output specifications

For this demo board, the following specifications apply:

Table 1 Specifications of the 65 W demo board for USB-PD/PPS application

The key components and dimension of the demo board are listed in the following table.

¹ The USB port controller is programmed for the output voltages of 5 V, 9 V, 12 V, 15 V and 20 V, and PPS from 5 V to 20 V.

2.2 Board circuit, PCB and key components

This chapter provides the following information:

- Schematic (**Chapter 2.2.1**)
- PCB design (**[Chapter 2.2.2](#page-5-0)**)
- Component list (**[Chapter 2.2.3](#page-7-0)**)
- Magnetic components (**[Chapter 2.2.4](#page-9-0)**)
- Board view (**[Chapter 2.2.5](#page-11-0)**)

2.2.1 Schematic

The circuit consists of the following three main portions:

- Input stage
- Main stage
- PD control circuit

The schematic of the demo board is shown in **[Figure 1](#page-5-0)**.

2.2.1.1 Input stage

The input stage includes a common mode EMI filter, a bridge rectifier, a differential mode filter and a main energy storage capacitor. In this stage, the common mode choke (CMC) (**[Figure 20](#page-11-0)**) is made out of bifilar wires for a low leakage inductance that helps for the better common mode noise attenuation.

2.2.1.2 Main stage

Two power switches Q1 and Q2 build up a half-bridge. One terminal of the transformer primary winding is connected to the switching node of the half-bridge, while the other one is connected to the resonant capacitor, which is out of the six pieces of SMD ceramic capacitors C11 to C16. These SMD capacitors enable a compact design. The secondary side power circuitry is the same as in a conventional flyback converter. Synchronous rectifier (SR) is employed for a high power conversion efficiency. The PD controller U4 CYPD3174 senses the output voltage and generates a control signal. This control signal is transferred via the opto-coupler to the primary side controller U1 XDPS2201 for the output voltage regulation.

There are three sources to supply the controller IC U1: the start-up cell inside the controller XDPS2201, the rectified voltage from the auxiliary winding, and the voltage Vcr from the resonant capacitors (Cr). For the third source, a linear regulator consisting of the depletion N-channel MOSFET Q4, the zener diode ZD1 and the resistor R19 is required. While the first one is utilized to power-up the IC at AC turn-on, either one of the latter two supplies the IC XDPS2201 during its operation. At any time, only one channel delivers power to the IC depending on the output voltage level. In case the output voltage is high enough and, therefore, the rectified voltage from the auxiliary winding is higher than the zener diode breakthrough voltage, the linear regulator transistor Q4 is blocked since its gate-source voltage is negative. Otherwise, the linear regulator is active and supplies the control IC with power. The capacitor C18 is an intermediate energy storage device. Its voltage has the peak value of the voltage across the resonant capacitors via the components D3 and R18. Considering the power losses and thermal design for the MOSFET Q4, the level of the output voltage where the linear regulator begins to be active must be as low as possible. Due to the small package of the transistor Q4 and its high thermal resistance, the thermal pad is required for the transistor Q4. In addition, the zener diode breakthrough voltage must be higher than the depletion cell turn-on threshold V_{VCCslpHVon}, to avoid activation of the start-up cell during burst mode operation which leads to high standby power.

2.2.1.3 PD control circuit

On this demo board, the 24-pin device CYPD3174-24LQXQ is used. This PD controller gives feedback signal to the HFB controller via the opto-coupler U3 based on the sensed output voltage of the HFB converter. The current flowing through the CATH path, which is the current through the opto-coupler diode, is proportional to the potential difference between the sensed converter output voltage (FB pin of this device) and the internal

bandgap reference voltage for 5 V output or the internal IDACs and error amplifier for other voltage levels. In this way, the output voltage is regulated to the set target voltage level.

Figure 1 Schematic of the board

Note: The capacitors C39 and C40, and the resistor R32 are connected via fly-wire on this board.

On this demo board, the output voltage is set to 5 V, 9 V, 12 V, 15 V with a continuous output current of 3 A and 20 V with a continuous current of 3.25 A. In addition, PPS from 5 V to 20 V with a continuous current of 3 A is supported, as well.

Note: This demo board can deliver a continuous load current of 3.25 A at the type-C connector, but does not support the current negotiation per e-marking cable for an output current higher than 3 A.

2.2.2 PCB design

The PCB of the demo board consists of the following four layers.

2 Board description

The PCB layer stack, which results in a total PCB thickness of around 0.97 mm, is as follows:

Figure 6 PCB layer stack

2.2.3 Component list

The following table lists the bill of material (BOM) of the board.

2 Board description

Note: Based on the operating voltage range, a 5 V rating is sufficient for the capacitors C5, C6, C7, C8, C10, C28, C29 and C30. Instead, the 50 V type capacitors are assembled on the board due to the lower price.

2.2.4 Magnetic components

In the following sub-chapters, the transformer and CMC are described in detail.

2.2.4.1 Transformer

The transformer T1 has the following specifications [4]:

- Turns ratio Np:Ns:Naux = 17:6:5
- Core material 3C95
- Bobbin RM8
- Main inductance $L_p = 53 \mu H$
- Leakage inductance L_r = 1.5 μ H
- One inner shielding layer

The construction, wires used and winding arrangement, and bobbin pin assignment are shown in **Figure 7**.

Figure 7 Transformer winding arrangement and pin assignment

One inner shielding layer is implemented in this transformer to improve the EMI performance. For the best attenuation of the coupling, the unserved litz wire out of 10 strands of AWG 41 is used. In addition, the 10 strands wire must be evenly distributed and cover the whole wiring layer space to maximize the shielding effect. The wiring process is proposed as shown in the following figures.

2 Board description

2.2.4.2 Common mode choke

Figure 20 shows the CMC used on the board. Here, the bifilar wires are utilized to minimize the picked-up noise from the components around it.

Figure 20 Common mode choke

The specifications of CMC are as follows:

- \cdot 2 x 5.5 mH
- DCR 41 m Ω
- Dielectric strength 2 kV $_{AC}/2$ s
- Turns ratio 1:1
- Core: T60006-L2012-W902, 12 x 8 x 4.5 mm; 28 µH@10 kHz
- Wire: bifilar; 0.4 mm diameter; one with varnish isolation and the other with varnish isolation plus plastic
- Terminals with insulation tube

2.2.5 Board view

The following images illustrate the demo board.

Figure 21 Board view

3 Measurement results

The measurement results are summarized in the following sub-chapters:

- Efficiency (**Chapter 3.1**)
- EMI (**[Chapter 3.2](#page-14-0)**)
- Thermal image (**[Chapter 3.3](#page-15-0)**)
- Output ripple (**[Chapter 3.4](#page-16-0)**)
- Line and load transient (**[Chapter 3.5](#page-16-0)**)
- Output voltage level transient (**[Chapter 3.6](#page-18-0)**)
- Switching waveform (**[Chapter 3.7](#page-18-0)**)

Depending on the measured items, either the HFB output or the source of the safety switch or the board output is taken as the output reference point. This will be described in the measurement items.

3.1 Efficiency and standby power

The efficiency of the board is measured at the source terminal of the safety switch Q5 (**[Figure 1](#page-5-0)**). The full load current is set to 3.25 A for 20 V output voltage and 3 A for the other voltage levels. The measurement efficiency and standby power are shown below.

Table 4 Efficiency measurement

3 Measurement results

Figure 22 Efficiency curves

3 Measurement results

3.2 EMI

The board passes the EMI test with at least -3 dBµV margin for the peak value measurement. The following figures show the results of different measurements.

Figure 24 Measurement at 230 V, output at 20 V and 3.25 A: line (left) and neutral (right)

3.3 Thermal image

The following images show the thermal performance of the board. The highest temperature of 87.1°C is measured at the bridge rectifier at low line and 86.4°C at the SR controller at high line.

Figure 26 Thermal image at AC of 115 V, output 20 V and 3 A: top (left) and bottom (right)

Figure 27 Thermal image at AC of 230 V, output 20 V and 3 A: top (left) and bottom (right)

3.4 Output ripple

The output voltage ripple during the steady-state operation is measured at the output capacitors of the HFB stage.

3.5 Line and load transient

The following figures show the HFB output voltage at line and load transient. As usual, a 10 µF electrolytic capacitor and a 100 nF ceramic capacitor are placed at the probe input.

3 Measurement results

3 Measurement results

3.6 Output voltage level transient

The following figures show the HFB output voltage at the output level changes between 5 V and 20 V at 115 V and 230 V_{AC} input voltage. The other output voltage level transients show similar waveforms, but are not shown here.

3.7 Switching waveforms

The following switching waveforms are shown in this sub-chapter:

- Start-up (**[Chapter 3.7.1](#page-19-0)**)
- Operation mode (**[Chapter 3.7.2](#page-20-0)**)
- Jitter (**[Chapter 3.7.3](#page-24-0)**)
- Protection (**[Chapter 3.7.4](#page-25-0)**)

3 Measurement results

3.7.1 Start-up

Figure 43 Cold start-up at full load, and input 90 V (left) and 264 V (right)

Figure 43 depicts the start-up at full load while the load is connected at the board output. The voltage at the HFB output (CH1, yellow) rises in short time after the beginning of the operation, but the PD device needs some time for initialization. The rising edge of the board output voltage (CH3, blue) shows a time delay. During this delay time, HFB operates in the burst mode, as shown by the voltage at the HB switching node Vhb (CH2, pink). Once the PD device is active, a well-regulated output voltage is available for the end device.

Figure 44 Cold start-up with an additional 470 μF capacitor at the board output at full load, and input 90 V (left) and 264 V (right)

These waveforms show the capacitive load performance where a 470 μF electrolytic capacitor is added at the input of the load module. Once the PD device is active, a well-regulated output voltage is available for the end device.

These waveforms show the behavior at 0 A load current. At 0 A loading, the system operates in the burst mode. For the start-up at 0 A, the used DC load module has some impact on the output voltage. The input capacitance of the load module leads to a relatively long burst time and, therefore, a slightly increased voltage. The same effect applies to the next test case of 0 A and with a 470 μ F capacitive load.

Figure 46 Cold start-up with an additional 470 μF capacitor at the board output at 0 A, and input 90 V (le昀琀) and 264 V (right)

3.7.2 Operation mode

The operation mode at the following conditions are shown below:

- AC input voltage of 90 V and 264 V
- Output voltage of 5 V and 20 V
- Output current of 0 A, 0.2 A, 1.2 A and 3.25 A

Modes during steady-state operation

Depending on the configured parameter values and the set real output voltage and current, HFB operates in different modes. By default parameter configuration, only the burst mode and ZV-RVS mode are possible for 5 V and 9 V output voltage, while the burst mode, ZV-RVS and CRM operation are possible for 12 V, 15 V and 20 V output voltage. The burst mode operation is for the light load current, while CRM is for the high output load current. In the middle range of the load current, the ZV-RVS mode takes place. In Figure 47 to Figure 50, only the operating waveforms for 5 V and 20 V are shown.

[Figure 47](#page-21-0) shows the burst mode operation at 0 A and 0.2 A, and the ZV-RVS operation at 1.2 A and 3.25 A for the 5 V output voltage. At 0 A load current, as shown in the upper-left figure, the burst break time is longer than 1 ms. Therefore, a pre-charge pulse occurs before the ZVS pulse, which boosts the VCC supply for the high-side

3 Measurement results

driver. This can be seen at the first drop of the primary current (CH3, blue). At 0.2 A load current, the burst break time is less than 1 ms. In this condition, there is no pre-charge pulse available.

Figure 47 Operation at 90 V input and 5 V output voltage

Figure 48 Operation at 90 V input and 20 V output voltage

3 Measurement results

At 20 V output voltage, the HFB converter operates in the burst mode for both 0 A and 0.2 A, ZV-RVS mode at 1.2 A and CRM at 3.25 A. At 0 A load current, the burst break is longer than 1 ms and the pre-charge pulse applies at the burst beginning.

Figure 49 Operation at 264 V input and 5 V output voltage

Figure 50 Operation at 264 V input and 20 V output voltage

Similar mode changes can be observed at the other operating conditions, such as at high line, as shown in **[Figure 49](#page-22-0)** for the 5 V output and **[Figure 50](#page-22-0)** for the 20 V output use cases at high line.

Mode at load transient

Figure 51 Load transient between 2.5 A and 1.5 A, 113 Hz and 50% duty at input 90 V and 15 V output (left) and 264 V and 20 V output (right)

The feedback voltage reacts on the output current change in time. Accordingly, the valley numbers change for the output voltage regulation, as shown in the left-side figure. The operation mode may change, as well. As shown in the right-side figure, the system changes from the CRM to ZV-RVS mode with increasing valley numbers. However, the operation mode change is not synchronized with the load steps. This is due to the fact that there are some other criteria for the operation mode change to ensure a stable operation at the load transition. This mode and the valley numbers change at the load transient can be observed at the other conditions, considering 12 V and 15 V output operating cases as examples (refer to **Figure 52** and **[Figure 53](#page-24-0)**).

Figure 52 Load transient between 2.5 A and 1.5 A, 113 Hz and 50% duty at input 90 V and output 15 V

Figure 53 Load transient between 2.5 A and 1.5 A, 113 Hz and 50% duty at input 264 V and output 15 V

3.7.3 Jitter

The switching frequency jitter is implemented in the controller IC XDPS2201. The switching frequency jitters up a configurable voltage level across the bulk capacitor and in the CRM operation. The following figures show some of the measurement results.

Figure 54 Operation at 12 V and 3.25 A: no jitter at input 180 V (left) and jitter at input 185 V **(right)**

There is no jitter of the switching frequency from the waveform at the left side, where the input voltage is 180 V rms and below the set threshold. The frequency changes irregularly and only the related voltage ripple across the bus capacitor. On the right side, the frequency changes according to the jitter setting and with a regular pattern.

Both time step of the frequency change and the span of the switching frequency jitter are configurable. The frequency jitter is only active at high output load, as shown in **[Figure 55](#page-25-0)** and **[Figure 56](#page-25-0)**.

Figure 55 Jitter frequency and update time at 185 V input, 12 V at 3.25 A

Figure 56 Jitter frequency at 230 V, 12 V: 3.25 A (left) and 3 A (right)

3.7.4 Protection

A comprehensive protection feature set is implemented in the controller XDPS2201. In the following subsection, only some of them are illustrated.

Overcurrent

For the overcurrent tests, the load is connected to the main stage output across the capacitor C21 (**[Figure 1](#page-5-0)**), to illustrate the functionality of the HFB controller XDPS2201.

Two types of overcurrent protection mechanisms are available: one is based on the output current estimation (including OCP1lev1, OCP1lev2 and OCP1max) and the other one is based on the hardware comparator (OCP2). The protection OCP1 has a lower threshold and longer blanking time and, therefore, reacts slower, while the protection OCP2 has a higher threshold and much shorter blanking time and reacts much faster. In addition, these two different protection mechanisms serve different purposes. While OCP1 is for the output load overcurrent protection, OCP2 is to avoid damage due to the hardware failure, such as short transformer winding. These are illustrated by the following test cases.

3 Measurement results

Figure 58 OCP1 level 2 triggering at 90 V_{AC} input

Here, OCP2 is provoked by a direct short circuit at the secondary winding terminals on the board.

OCP1 will be triggered once a heavy load occurs during the normal operation. However, with the same root-cause but at other operating conditions, other protections may be triggered, for example, at start-up with the load current set to 10 A (**[Figure 60](#page-27-0)**) or the shorted output before start-up. The start-up with heavy load causes no ZCD signal detectable within the given maximal HB switching cycles $N_{\text{HBCyclemax}}$ during the start-up process. The protection "no ZCD signal detected" is triggered, but not OCP1.

3 Measurement results

The controller XDPS2201 protects the system against possible serious failure on the board. In case of a shorted secondary winding, this failure can be detected by OCP2 anytime during its operation (**Figure 61**). In another case of shorted shunt resistor R14 or R15, this failure will be protected by the measured maximal on-time of the HS gate at system start-up (**Figure 62**).

Figure 61 OCP2 from secondary side winding terminals shorted during normal operation at 90 V (le昀琀) and 264 V (right)

Figure 62 Shorted shunt ad 90 V_{AC} (left) and 264 V_{AC} (right)

Here, the maximal HS gate on-time, based on the configuration data, is elapsed before the HS switch is turned off by the current sensing signal, that is, 0 V with shorted shunt resistors. This failure will be detected by the maximal on-time check of the high-side gate pulse width.

Output overvoltage protection (OVP)

To provoke an output overvoltage, the IC feedback pin of XDPS2201 is shorted to ground during its operation. For this test, the load is connected to the main stage output.

Figure 63 Output overvoltage triggered at 90 V_{AC}, and 5 V and 0 A output

Figure 64 Output OVP triggered at output of 20 V/3.25 A and 90 V (left) and 264 V (right) input

Overtemperature protection (OTP)

Figure 65 OTP with emulated signal at the MFIO pin

Currently, there is no NTC assembled on the board. The signal at the MFIO pin (CH2, pink) is emulated by a signal generator for demonstrating the functionality of the external OTP while the IC operation is indicated b ythe gate signal of the switch Q2 (CH1, yellow). A higher voltage at the MFIO means a lower temperature of NTC. Once the temperature is low enough (with high MFIO pin voltage), IC starts its operation. Once the tem perature is high enough (with low MFIO pin voltage), IC stops its operation. The hysteresis for the trigger and release of OTP ensures a reliable overtemperature protection.

4 Summary

4 Summary

This document comprises the design specifications, information about the board and components, and key measurement results of the high power density board using the HFB controller XDPS2201 and the USB-PD controller CYPD3174.

5 References

5 References

- **1.** XDPS2201 data sheet: XDPS2201_DS_R1.1.pdf
- **2.** http://www.cypress.com/part/cypd3174-24lqxq
- **3.** XDPS2201 design guide: Hybrid-flyback_converter_design_with_XDPS2201.pdf
- **4.** XDPS2201 design sheet: XDPS2201_HybridFlyback_PaperDesign_V1.0.xlsx

6 Change history

6 Change history

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-04-21 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference IFX-stf1600759613448

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.