


# Programmable High-Frequency Crystal Oscillator with Spread Spectrum (SSXO) and No-Spread Spectrum (XO) Option

#### **Features**

- Crystal Oscillator with Spread Spectrum Clock (SSXO)
- · No-Spread Spectrum (XO) Option
- Wide operating output clock frequency range of 10–166 MHz
- Programmable spread spectrum with nominal 31.5-kHz modulation frequency
- Center spread: ±0.25% to ±2.0%
- Down spread: -0.5% to -4.0%
- No spread: ± 0.0%
- · Integrated phase-locked loop (PLL)
- 85 ps typical cycle-to-cycle Jitter with SSCLK = 133MHz
- 3.3V operation
- Output Enable function
- · Package available in 4-pin Plastic JE
- · Pb-free package

#### **Benefits**

- Provides wide range of spread percentages for maximum electromagnetic interference (EMI) reduction, to meet regulatory agency electromagnetic compliance (EMC) requirements. Reduces development and manufacturing costs and time-to-market.
- This versatile programming feature enables the users to switch between SSXO (with Spread) and XO (without Spread) functions with ease.
- Internal PLL to generate up to 166-MHz output.
- Suitable for most PC, consumer, and networking applications
- Application compatibility in standard and low-power systems
- In-house programming of samples and prototype quantities is available using the CY3672 programming kit and CY3613 (JEC package) socket adapters.
   Production quantities are available through Cypress' value-added distribution partners or by using third-party programmers from BP Microsystems, HiLo Systems, and others.





#### Pin Definition

Pin	Name	Description
1	OE	Output Enable pin: Active HIGH. If OE = 1, SSCLK is enabled.
2	VSS	Power supply ground.
3	SSCLK	Spread spectrum clock output (with or without spread).
4	VDD	3.3V power supply.

#### **Functional Description**

The CY25701JXC/FJXC is a Spread Spectrum Crystal Oscillator (SSXO) IC used for the purpose of reducing EMI found in today's high-speed digital electronic systems.

The device uses a Cypress proprietary PLL and Spread Spectrum Clock (SSC) technology to synthesize and modulate the frequency of the embedded input crystal. By frequency modulating the clock, the measured EMI at the fundamental and harmonic frequencies are greatly reduced. This reduction in radiated energy can significantly reduce the cost of complying with regulatory agency (EMC) requirements and improve time-to-market without degrading system performance.

The CY25701JXC/FJXC uses a programmable configuration memory array to synthesize output frequency and spread%.

The spread% is programmed to either center spread or down spread with various spread percentages. The range for center spread is from  $\pm 0.25\%$  to  $\pm 2.00\%$ . The range for down spread is from -0.5% to -4.0%. Contact the factory for smaller or larger spread% amounts if required. Refer to *Table 2* for spread selection and no-spread values.

The frequency modulated SSCLK output can be programmed from 10–166 MHz.

The CY25701JXC/FJXC is available in a 4-pin plastic package with operating temperature range of –20 to 70°C.

#### **Programming Description**

#### Field/Factory-Programmable CY25701JXC/FJXC

Field/Factory programming is available for samples and manufacturing by Cypress and its distributors. All requests must be submitted to the local Cypress Field Application Engineer (FAE) or sales representative. Once the request has been processed, you will receive a new part number, samples, and data sheet with the programmed values. This part number will be used for additional sample requests and production orders.

Additional information on the CY25701JXC/FJXC can be obtained from the Cypress web site at www.cypress.com.

#### Output Frequency, SSCLK Output (SSCLK, pin 3)

The modulated frequency at the SSCLK output is produced by synthesizing from the embedded crystal oscillator frequency input. The range of synthesized clock is from 10–166 MHz.

#### Spread Percentage (SSCLK, pin 3)

The SSCLK spread can be programmed to various spread percentage values from  $\pm 0.25\%$  to  $\pm 2.0\%$  for Center Spread and from -0.5% to -4.0% for Down Spread. Refer to *Table 2* for available spread options. Enter  $\pm 0.0\%$  (No spread) for XO (Crystal Oscillator) without spread option.

#### Frequency Modulation (SSCLK, pin 3)

The frequency modulation is programmed at 31.5 kHz for all SSCLK frequencies from 10 to 166 MHz. Contact the factory if a higher-modulation frequency is required.

**Table 1. Programming Data Requirement** 

Pin Function	Output Frequency	Spread Percent Code <sup>[1]</sup>	Frequency Modulation
Pin Name	SSCLK	SSCLK	SSCLK
Pin#	3	3	3
Units	MHz	%	kHz
Program Value	ENTER DATA	ENTER DATA	31.5

**Table 2. Spread Percent Selection** 

Center Spread	Code	Α	В	С	D	E	F	Z
	Percentage	±0.25%	±0.5%	±0.75%	±1.0%	±1.5%	±2.0%	±0.0%
Down Spread	Code	G	Н	J	K	L	М	Z
	Percentage	-0.5%	-1.0%	-1.5%	-2.0%	-3.0%	-4.0%	±0.0%

#### Note:

1. ±0.0% or Code "Z" for XO (No-Spread) option.



# **Absolute Maximum Rating**

Supply Voltage (VDD)	0.5V to +7.0V
DC Input Voltage	0.5V to $V_{DD} + 0.5V$

Storage Temperature (Non-condensing)55°C to	+100°C
Junction Temperature40°C to	+125°C
Data Retention @ Tj = 125°C>	10 years
Package Power Dissipation	350 mW

# **Operating Conditions**

Parameter	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply Voltage	3.00	3.30	3.60	V
T <sub>A</sub>	Ambient Temperature	-20	_	70	°C
C <sub>LOAD</sub>	Max. Load Capacitance @ pin 3	_	_	15	рF
F <sub>SSCLK</sub>	SSCLK output frequency, C <sub>LOAD</sub> = 15 pF	10	_	166	MHz
F <sub>MOD</sub>	Spread Spectrum Modulation Frequency	30.0	31.5	33.0	kHz
T <sub>PU</sub>	Power-up time for VDD to reach minimum specified voltage (power ramp must be monotonic)	0.05	_	500	ms

## **DC Electrical Characteristics**

Parameter	Description	Condition	Min.	Тур.	Max.	Unit
I <sub>OH</sub>	Output High Current (pin 3)	$V_{OH} = V_{DD} - 0.5, V_{DD} = 3.3V \text{ (source)}$	10	12	_	mΑ
I <sub>OL</sub>	Output Low Current (pin 3)	$V_{OL} = 0.5, V_{DD} = 3.3V \text{ (sink)}$	10	12	_	mA
V <sub>IH</sub>	Input High Voltage (pin 1)	CMOS levels, 70% of V <sub>DD</sub>	0.7V <sub>DD</sub>	_	$V_{DD}$	V
V <sub>IL</sub>	Input Low Voltage (pin 1)	CMOS levels, 30% of V <sub>DD</sub>	$V_{SS}$	_	0.3V <sub>DD</sub>	V
I <sub>IH</sub>	Input High Current (pin 1)	$V_{in} = V_{DD}$	_	_	10	μΑ
I <sub>IL</sub>	Input Low Current (pin 1)	$V_{in} = V_{SS}$	_	-	10	μА
l <sub>OZ</sub>	Output Leakage Current (pin 3)	Three-state output, OE = 0	-10	-	10	μА
C <sub>IN</sub> [2]	Input Capacitance (pin 1)	Pin 1, or OE	_	5	7	pF
I <sub>VDD</sub>	Supply Current	$V_{DD}$ = 3.3V, SSCLK = 10 to 166 MHz, $C_{LOAD}$ = 0, OE = $V_{DD}$	_	-	50	mA
Δf	Aging	T <sub>A</sub> = 25°C, First year	<b>-</b> 5	_	5	ppm

# AC Electrical Characteristics<sup>[2]</sup>

Parameter	Description	Condition	Min.	Тур.	Max.	Unit
DC	Output Duty Cycle	SSCLK, Measured at V <sub>DD</sub> /2	45	50	55	%
t <sub>R</sub>	Output Rise Time	20%–80% of V <sub>DD</sub> , C <sub>L</sub> = 15 pF	_	_	2.7	ns
t <sub>F</sub>	Output Fall Time	20%–80% of V <sub>DD</sub> , C <sub>L</sub> = 15 pF	_	_	2.7	ns
T <sub>CCJ1</sub> [3]	Cycle-to-Cycle Jitter SSCLK	SSCLK ≥133 MHz, Measured at V <sub>DD</sub> /2	_	85	200	ps
	(Pin 3)	25 MHz $\leq$ SSCLK <133 MHz, Measured at $V_{DD}/2$	_	215	400	ps
		SSCLK < 25 MHz, Measured at V <sub>DD</sub> /2	-	-	1% of 1/SSCK	S
T <sub>OE1</sub>	Output Disable Time (pin1 = OE)	Time from falling edge on OE to stopped outputs (Asynchronous)	_	150	350	ns
T <sub>OE2</sub>	Output Enable Time (pin1 = OE)	Time from rising edge on OE to outputs at a valid frequency (Asynchronous)	_	150	350	ns
T <sub>LOCK</sub>	PLL Lock Time	Time for SSCLK to reach valid frequency	-	-	10	ms

Guaranteed by characterization, not 100% tested.
 Jitter is configuration dependent. Actual jitter is dependent on output frequencies, spread percentage, temperature, and output load. For more information, refer to the application note, "Jitter in PLL Based Systems: Causes, Effects, and Solutions" available at http://www.cypress.com/clock/appnotes.html, or contact your local Cypress Field Application Engineer.



# **Application Circuit**




Figure 1. Application Circuit Diagram

# **Switching Waveforms**

# Duty Cycle Timing (DC = $t_{1A}/t_{1B}$ )




Figure 2. Duty Cycle Waveform

## **Output Rise/Fall Time**



Output Rise time (Tr) =  $(0.6 \times V_{DD})$ /SR1 (or SR3) Output Fall time (Tf) =  $(0.6 \times V_{DD})$ /SR2 (or SR4) Refer to AC Electrical Characteristics table for SR (Slew Rate) values.

Figure 3. Output Rise/Fall Time Waveform

#### **Output Enable/Disable Timing**





Figure 4. Output Enable/Disable Timing Waveforms



# Informational Graphs [4]



## **Ordering Information**

Part Number <sup>[5,6]</sup>	Package description	Product Flow	
Lead-free (Pb-free)			
CY25701JXC-ZZZ	4-Lead Plastic JE SMD	Commercial, –20° to 70°C	
CY25701JXC-ZZZT	4-Lead Plastic JE SMD - Tape and Reel	Commercial, –20° to 70°C	
CY25701FJXC	4-Lead Plastic JE SMD	Commercial, –20° to 70°C	
CY25701FJXCT	4-Lead Plastic JE SMD - Tape and Reel	Commercial, –20° to 70°C	

#### Notes:


- 4. The "Informational Graphs" are meant to convey the typical performance levels. No performance specifications is implied or guaranteed. Refer to the tables on race information draphs are implicated. The tribute to the tables of pages 4 and 5 for device specifications.

  "ZZZ" denotes the assigned product dash number. This number will be assigned by factory after the output frequency and spread percent programming data is
- received from the customer.
- 6. "FJXC" suffix is used for products programmed in field by Cypress distributors.



# **Package Drawings and Dimensions**

#### 4-Lead (10.2x5.6mm) JEC JE04A



51-85204-\*A

All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

Document Title: CY25701JXC/FJXC Programmable High-Frequency Crystal Oscillator with Spread Spectrum (SSXO) and No-Spread Spectrum (XO) Option Document Number: 38-07684

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	224108	See ECN	RGL	New data sheet	
*A	258974	See ECN	RGL	Corrected the product suffix (lead-free) in the ordering information table Added note 4	
*B	279379	See ECN	RGL	Added ordering part numbers	
*C	392505	See ECN	RGL	Added 4pin LCC SMD package	
*D	414085	See ECN	RGL	Added Spread OFF (XO) programming function Edited CY3724 socket adapter	
*E	436961	See ECN	RGL	Changed the Marketing part number from CY25701 to CY25701JXC/FJXC Removed all Ceramic Package references	