

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com

S29AL016J

16-Mbit (2M × 8-Bit/1M × 16-Bit), 3 V, Boot Sector Flash

Distinctive Characteristics

Architectural Advantages

- Single Power Supply Operation
- ❐ Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications
- Manufactured on 110 nm Process Technology
- ❐ Fully compatible with 200 nm S29AL016D
- Secured Silicon Sector region
- ❐ 128-word/256-byte sector for permanent, secure identification through an 8-word/16-byte random Electronic Serial Number accessible through a command sequence
- ❐ May be programmed and locked at the factory or by the customer
- **Flexible Sector Architecture**
	- ❐ One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and thirty-one 64 Kbyte sectors (byte mode)
- ❐ One 8 Kword, two 4 Kword, one 16 Kword, and thirty-one 32 Kword sectors (word mode)
- Sector Group Protection Features
	- ❐ A hardware method of locking a sector to prevent any program or erase operations within that sector
	- ❐ Sectors can be locked in-system or via programming equipment
	- ❐ Temporary Sector Unprotect feature allows code changes in previously locked sectors
- Unlock Bypass Program Command
- ❐ Reduces overall programming time when issuing multiple program command sequences
- Top or Bottom Boot Block Configurations Available
- Compatibility with JEDEC standards
	- ❐ Pinout and software compatible with single-power supply Flash
	- ❐ Superior inadvertent write protection

Performance Characteristics

- High Performance
- ❐ Access times as fast as 55 ns
- ❐ Automotive, AEC-Q100 Grade 3 (–40°C to +85°C)
- ❐ Automotive, AEC-Q100 Grade 1 (–40°C to +125°C)
- ❐ Industrial temperature range (–40°C to +85°C)
- ❐ Extended temperature range (–40°C to +125°C)
- Ultra Low Power Consumption (typical values at 5 MHz)
- ❐ 0.2 µA Automatic Sleep mode current
- ❐ 0.2 µA standby mode current
- ❐ 7 mA read current
- ❐ 20 mA program/erase current
- Cycling Endurance: 1,000,000 cycles per sector typical
- Data Retention: 20 years typical

Package Options

- 48-ball Fine-pitch BGA
- 64-ball Fortified BGA
- 48-pin TSOP

Software Features

- CFI (Common Flash Interface) Compliant
	- ❐ Provides device-specific information to the system, allowing host software to easily reconfigure for different Flash devices
- Erase Suspend/Erase Resume
- ❐ Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation
- Data# Polling and Toggle Bits
	- ❐ Provides a software method of detecting program or erase operation completion

Hardware Features

- Ready/Busy# Pin $(RY/BY#)$
	- ❐ Provides a hardware method of detecting program or erase cycle completion
- Hardware Reset Pin (RESET#)
	- ❐ Hardware method to reset the device to reading array data
- \blacksquare WP# input pin
- \Box For boot sector devices: at V_{IL}, protects first or last 16 Kbyte sector depending on boot configuration (top boot or bottom boot)

General Description

The S29AL016J is a 16 Mbit, 3.0 Volt-only Flash memory organized as 2,097,152 bytes or 1,048,576 words. The device is offered in 48-ball Fine-pitch BGA (0.8 mm pitch), 64-ball Fortified BGA (1.0 mm pitch) and 48-pin TSOP packages. The word-wide data (x16) appears on DQ15–DQ0; the byte-wide (x8) data appears on DQ7–DQ0. This device is designed to be programmed in-system with the standard system 3.0 volt V_{CC} supply. A 12.0 V V_{PP} or 5.0 V_{CC} are not required for write or erase operations. The device can also be programmed in standard EPROM programmers.

The device offers access time of 55 ns allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 3.0 volt power supply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The S29AL016J is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. The **Unlock Bypass** mode facilitates faster programming times by requiring only two write cycles to program data instead of four.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low V_{CC} detector that automatically inhibits write operations during power transitions. The **hardware sector protection** feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend/Erase Resume** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The **hardware RESET# pin** terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both these modes.

Cypress combines years of flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.

Contents

1. Product Selector Guide

Note

1. See [Section 17. AC Characteristics on page 41](#page-41-0) for full specifications.

2. Block Diagram

3. Connection Diagrams

Figure 2. 48-ball Fine-pitch BGA (VBK048)

Figure 3. 64-ball Fortified BGA

3.1 Special Handling Instructions

Special handling is required for Flash Memory products in BGA packages.

Flash memory devices in BGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

4. Pin Configuration

5. Logic Symbol

6. Ordering Information

6.1 S29AL016J Standard Products

Cypress standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.

16 Megabit Flash Memory manufactured using 110 nm process technology

3.0 Volt-only Read, Program, and Erase

Notes

- 2. BGA package marking omits leading "S29" and packing type designator from ordering part number.
- 3. TSOP package markings omit packing type designator from ordering part number.

6.2 Recommended Combinations

Valid Combinations — S29AL016J

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Notes

-
- 4. Type 0 is standard. Specify other options as required. 5. Type 1 is standard. Specify other options as required.

6. TSOP package markings omit packing type designator from ordering part number.

7. BGA package marking omits leading S29 and packing type designator from ordering part number.

Valid Combinations — Automotive Grade / AEC-Q100

The table below lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Consult your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Notes

8. Type 0 is standard. Specify other options as required. 9. TSOP package markings omit packing type designator from ordering part number.

10. BGA package marking omits leading S29 and packing type designator from ordering part number.

7. Device Bus Operations

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. [Table 1](#page-11-2) lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Table 1. S29AL016J Device Bus Operations

Legend

L = Logic Low = V_{IL}; H = Logic High = V_{IH}; V_{ID} = 8.5 V to 12.5 V; X = Don't Care; A_{IN} = Address In; D_{OUT} = Data Out

Notes

11. Address In = Amax:A0 in WORD mode (BYTE#=V_{IH}), Address In = Amax:A-1 in BYTE mode (BYTE#=V_{IL}). Sector addresses are Amax to A12 in both WORD mode and BYTE mode.

12. The sector protect and sector unprotect functions may also be implemented via programming equipment. See Section 7.10 Sector Group Protection/Unprotection on [page 17.](#page-17-0)

13. If WP# = V_{IL}, the outermost sector remains protected (determined by device configuration). If WP# = V_{IH}, the outermost sector protection depends on whether the
sector was last protected or unprotected using the met pull-up; when unconnected, WP is at V_{H} .

14. D_{IN} or D_{OUT} as required by command sequence, data polling, or sector group protection algorithm.

7.1 Word/Byte Configuration

The BYTE# pin controls whether the device data I/O pins DQ15–DQ0 operate in the byte or word configuration. If the BYTE# pin is set at logic 1, the device is in word configuration, DQ15–DQ0 are active and controlled by CE# and OE#.

If the BYTE# pin is set at logic *0*, the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

7.2 Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to V_{IL}. CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at V_{H} . The BYTE# pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See [Section 10.1 Reading Array Data on page 25](#page-25-1) for more information. Refer to the AC [Section 17.1 Read Operations on page 41](#page-41-1) for timing specifications and to [Figure 15 on page 41](#page-41-2) for the timing diagram. I_{CG1} in [Section 14. DC Characteristics on page 38](#page-38-0) represents the active current specification for reading array data.

7.3 Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to V_{II} , and OE# to V_{II} .

For program operations, the BYTE# pin determines whether the device accepts program data in bytes or words. See [Section 7.1](#page-12-0) [Word/Byte Configuration on page 12](#page-12-0) for more information.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. [Section 10.5 Word/Byte Program Command](#page-26-1) [Sequence on page 26](#page-26-1) has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. [Table 2 on page 14](#page-14-0) and [Table 4 on page 15](#page-15-0) indicate the address space that each sector occupies. A "sector address" consists of the address bits required to uniquely select a sector. The [Section 10. Command Definitions on page 25](#page-25-0) has details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to [Section 7.9 Autoselect Mode on page 16](#page-16-0) and [Section 10.3 Autoselect Command Sequence on page 25](#page-25-3) for more information.

 I_{CC2} in [Section 14. DC Characteristics on page 38](#page-38-0) represents the active current specification for the write mode. Section 17. AC [Characteristics on page 41](#page-41-0) contains timing specification tables and timing diagrams for write operations.

7.4 Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7–DQ0. Standard read cycle timings and I_{CC} read specifications apply. Refer to [Section 11. Write Operation Status on page 32](#page-32-0) for more information, and to [Section 17. AC Characteristics on page 41](#page-41-0) for timing diagrams.

7.5 Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at V_{CC} ± 0.3 V. (Note that this is a more restricted voltage range than V_{IH}.) If CE# and RESET# are held at V_{IH}, but not within V_{CC} ± 0.3 V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time (t_{CE}) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

 I_{CG} and I_{CG4} represents the standby current specification shown in the table in [Section 14. DC Characteristics on page 38.](#page-38-0)

7.6 Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for t_{ACC} + 30 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. I_{CC4} in the [Section 14. DC Characteristics on page 38](#page-38-0) represents the automatic sleep mode current specification.

7.7 RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the system drives the RESET# pin to V_{IL} for at least a period of t_{RP}, the device **immediately terminates** any operation in progress, tristates all data output pins, and ignores all read/write attempts for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at V_{SS} ±0.3V, the device draws CMOS standby current (I_{CCA}). If RESET# is held at V_{IL} but not within V_{SS} ±0.3/0.1V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory. Note that the CE# pin should only go to V_{IL} after RESET# has gone to V_{H} . Keeping CE# at V_{I} from power up through the first read could cause the first read to retrieve erroneous data.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a *0* (busy) until the internal reset operation is complete, which requires a time of t_{READY} (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is *1*), the reset operation is completed within a time of t_{READY} (not during Embedded Algorithms). The system can read data t_{RH} after the RESET# pin returns to V_{IH} .

Refer to the tables in [Section 17. AC Characteristics on page 41](#page-41-0) for RESET# parameters and to [Figure 16 on page 42](#page-42-1) for the timing diagram.

7.8 Output Disable Mode

When the OE# input is at V_{IH} , output from the device is disabled. The output pins are placed in the high impedance state.

Table 2. Sector Address Tables (Top Boot Device)

Note

15. Address range is A19:A-1 in byte mode and A19:A0 in word mode. See [Section 7.1 Word/Byte Configuration on page 12.](#page-12-0)

Table 3. Secured Silicon Sector Addresses (Top Boot)

Table 4. Sector Address Tables (Bottom Boot Device)

Note

16. Address range is A19:A-1 in byte mode and A19:A0 in word mode. See the [Section 7.1 Word/Byte Configuration on page 12.](#page-12-0)

Table 5. Secured Silicon Sector Addresses (Bottom Boot)

7.9 Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector group protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V_{ID} (8.5 V to 12.5 V) on address pin A9. Address pins A6 and A3–A0 must be as shown in [Table 6.](#page-16-1) In addition, when verifying sector group protection, the sector address must appear on the appropriate highest order address bits (see [Table 2 on page 14](#page-14-0) and [Table 4 on page 15\)](#page-15-0). [Table 6](#page-16-1) shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7-DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in [Table 13 on page 30.](#page-30-1) This method does not require V_{ID}. See [Section 10. Command Definitions on page 25](#page-25-0) for details on using the autoselect mode.

Table 6. S29AL016J Autoselect Codes (High Voltage Method)

Legend

L = Logic Low = $V_{\vert L}$; H = Logic High = $V_{\vert H}$; SA = Sector Address; X = Don't care

Note

17. The autoselect codes may also be accessed in-system via command sequences. See [Table 13 on page 30.](#page-30-1)

7.10 Sector Group Protection/Unprotection

The hardware sector group protection feature disables both program and erase operations in any sector group (see [Table 2](#page-14-0) [on page 14](#page-14-0) to [Table 4 on page 15](#page-15-0)). The hardware sector group unprotection feature re-enables both program and erase operations in previously protected sector groups. Sector group protection/unprotection can be implemented via two methods.

Sector protection/unprotection requires VID on the RESET# pin only, and can be implemented either in-system or via programming equipment. [Figure 5 on page 19](#page-19-0) shows the algorithms and [Figure 26 on page 48](#page-48-0) shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector group unprotect, all unprotected sector groups must first be protected prior to the first sector group unprotect write cycle.

The device is shipped with all sector groups unprotected. Cypress offers the option of programming and protecting sector groups at its factory prior to shipping the device through Cypress Programming Service. Contact a Cypress representative for details.

It is possible to determine whether a sector group is protected or unprotected. See [Section 7.9 Autoselect Mode on page 16](#page-16-0) for details.

Table 7. S29AL016J Top Boot Device Sector/Sector Group Protection

Table 8. S29AL016J Bottom Boot Device Sector/Sector Group Protection

Sector / Sector Block	A19	A18	A17	A16	A ₁₅	A14	A13	A12	Sector / Sector Block Size
SA0	0	0	$\mathbf 0$	Ω	0	$\mathbf 0$	0	X	16 Kbytes
SA ₁	$\mathbf 0$	0	$\mathbf 0$	0	$\mathbf 0$	$\mathbf 0$		$\mathbf 0$	8 Kbytes
SA ₂	$\mathbf 0$	0	0	Ω	Ω	$\mathbf 0$		1	8 Kbytes
SA ₃	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	Ω	Ω	$\overline{1}$	X	X	32 Kbytes
SA4	$\mathbf 0$	0	0	0	1	X	X	X	64 (1x64) Kbytes
SA5-SA6	$\mathbf 0$	0	$\mathbf 0$		X	\times	X	X	128 (2x64) Kbytes
SA7-SA10	$\mathbf 0$	$\mathbf 0$	1	X	X	\times	X	X	256 (4x64) Kbytes
SA11-SA14	$\mathbf 0$		0	X	X	\times	X	X	256 (4x64) Kbytes
SA15-SA18	$\mathbf 0$			X	X	\times	\times	X	256 (4x64) Kbytes
SA19-SA22		$\mathbf 0$	$\mathbf 0$	X	X	\times	X	X	256 (4x64) Kbytes
SA23-SA26		0	1	X	X	\times	X	X	256 (4x64) Kbytes
SA27-SA30			0	X	X	\times	X	X	256 (4x64) Kbytes
SA31-SA34			1	X	X	\times	X	X	256 (4x64) Kbytes

7.11 Temporary Sector Group Unprotect

This feature allows temporary unprotection of previously protected sector groups to change data in-system. The Sector Group Unprotect mode is activated by setting the RESET# pin to V_{ID} . During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once V_{ID} is removed from the RESET# pin, all the previously protected sector groups are protected again. [Figure 4](#page-18-1) shows the algorithm, and [Figure 25 on page 47](#page-47-1) shows the timing diagrams, for this feature.

Notes

- 18. All protected sector unprotected. (If WP# = V_{IL}, the highest or lowest address sector remains protected for uniform sector devices; the top or bottom two address sectors remains protected for uniform sector devices;
- 19. All previously protected sector groups are protected once again.

8. Secured Silicon Sector Flash Memory Region

The Secured Silicon Sector feature provides a 256-byte Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The Secured Silicon Sector uses a Secured Silicon Sector Indicator Bit (DQ7) to indicate whether or not the Secured Silicon Sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevents cloning of a factory-locked part. This ensures the security of the ESN once the product is shipped to the field.

Cypress offers the device with the Secured Silicon Sector either factory-locked or customer-lockable. The factory-locked version is always protected when shipped from the factory, and has the Secured Silicon Sector Indicator Bit permanently set to a *1.* The customer-lockable version is shipped with the Secured Silicon Sector unprotected, allowing customers to utilize the that sector in any manner they choose. The customer-lockable version has the Secured Silicon Sector Indicator Bit permanently set to a *0.* Thus, the Secured Silicon Sector Indicator Bit prevents customer-lockable devices from being used to replace devices that are factory locked.

The system accesses the Secured Silicon Sector through a command sequence (see [Section 10.4 Enter/Exit Secured Silicon](#page-26-0) Sector [Command Sequence on page 26](#page-26-0)). After the system writes the Enter Secured Silicon Sector command sequence, it may read the Secured Silicon Sector by using the addresses normally occupied by the boot sectors. This mode of operation continues until the system issues the Exit Secured Silicon Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the boot sectors.

8.1 Factory Locked: Secured Silicon Sector Programmed and Protected at the Factory

In a factory locked device, the Secured Silicon Sector is protected when the device is shipped from the factory. The Secured Silicon Sector cannot be modified in any way. The device is available pre-programmed with one of the following:

- A random, secure ESN only.
- Customer code through the ExpressFlash service.
- Both a random, secure ESN and customer code through the ExpressFlash service.

In devices that have an ESN, a Bottom Boot device has the 16-byte (8-word) ESN in sector 0 at addresses 00000h–0000Fh in byte mode (or 00000h–00007h in word mode). In the Top Boot device, the ESN is in sector 34 at addresses 1FFFF0h–1FFFFFh in byte mode (or FFFF8h–FFFFFh in word mode).

Customers may opt to have their code programmed by Cypress through the Cypress ExpressFlash service. Cypress programs the customer's code, with or without the random ESN. The devices are then shipped from the Cypress factory with the Secured Silicon Sector permanently locked. Contact a Cypress representative for details on using the Cypress ExpressFlash service.

8.2 Customer Lockable: Secured Silicon Sector NOT Programmed or Protected at the Factory

The customer lockable version allows the Secured Silicon Sector to be programmed once, and then permanently locked after it ships from Cypress. Note that the unlock bypass functions is not available when programming the Secured Silicon Sector.

The Secured Silicon Sector area can be protected using the following procedures:

■ Write the three-cycle Enter Secured Silicon Region command sequence, and then follow the in-system sector group protect algorithm as shown in [Figure 5 on page 19,](#page-19-0) substituting the sector group address with the Secured Silicon Sector group address (A0=0, A1=1, A2=0, A3=1, A4=1, A5=0, A6=0, A7=0). Note that this method is only applicable to the Secured Silicon Sector.

■ To verify the protect/unprotect status of the Secured Silicon Sector, follow the algorithm shown in [Figure 6 on page 21.](#page-21-1)

Once the Secured Silicon Sector is locked and verified, the system must write the Exit Secured Silicon Sector Region command sequence to return to reading and writing the remainder of the array.

The Secured Silicon Sector protection must be used with caution since, once protected, there is no procedure available for unprotecting the Secured Silicon Sector area, and none of the bits in the Secured Silicon Sector memory space can be modified in any way.

9. Common Flash Memory Interface (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be deviceindependent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h in word mode (or address AAh in byte mode), any time the device is ready to read array data. The system can read CFI information at the addresses given in [Table 9](#page-22-1) to Table 12 on page 23. In word mode, the upper address bits (A7–MSB) must be all zeros. To terminate reading CFI data, the system must write the reset command.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in [Table 9](#page-22-1) to Table 12 on page 23. The system must write the reset command to return the device to the autoselect mode.

Table 9. CFI Query Identification String

Table 10. System Interface String

Table 11. Device Geometry Definition

Table 12. Primary Vendor-Specific Extended Query

9.1 Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to [Table 13 on page 30](#page-30-1) for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

9.1.1 Low VCC Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

9.1.2 Write Pulse Glitch Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

9.1.3 Logical Inhibit

Write cycles are inhibited by holding any one of OE# = V_{IL}, CE# = V_{IH} or WE# = V_{IH}. To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

9.1.4 Power-Up Write Inhibit

If WE# = CE# = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

10. Command Definitions

Writing specific address and data commands or sequences into the command register initiates device operations. [Table 13](#page-30-1) [on page 30](#page-30-1) defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the appropriate timing diagrams in [Section 17. AC Characteristics on page 41](#page-41-0).

10.1 Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See [Section 10.9 Erase Suspend/Erase Resume Commands on page 28](#page-28-1) for more information on this mode.

The system *must* issue the reset command to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See [Section 10.2 Reset Command on page 25](#page-25-2).

See also [Section 7.2 Requirements for Reading Array Data on page 12](#page-12-1) for more information. The Section 17.1 Read Operations on [page 41](#page-41-1) provides the read parameters, and [Figure 15 on page 41](#page-41-2) shows the timing diagram.

10.2 Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command *must* be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

10.3 Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. [Table 13 on page 30](#page-30-1) shows the address and data requirements. This method is an alternative to that shown in [Table 6 on page 16](#page-16-1), which is intended for PROM programmers and requires V_{ID} on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h retrieves the manufacturer code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02h in word mode (or 04h in byte mode) returns 01h if that sector is protected, or 00h if it is unprotected. Refer to [Table 2 on page 14](#page-14-0) and [Table 4 on page 15](#page-15-0) for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.

10.4 Enter/Exit Secured Silicon Sector Command Sequence

The Secured Silicon Sector region provides a secured data area containing a random, sixteen-byte electronic serial number (ESN). The system can access the Secured Silicon Sector region by issuing the three-cycle Enter Secured Silicon Sector command sequence. The device continues to access the Secured Silicon Sector region until the system issues the four-cycle Exit Secured Silicon Sector command sequence. The Exit Secured Silicon Sector command sequence returns the device to normal operation. [Table 13 on page 30](#page-30-1) shows the addresses and data requirements for both command sequences. Note that the unlock bypass mode is not available when the device enters the Secured Silicon Sector. See also "Secured Silicon Sector Flash Memory Region" on [page 20](#page-20-0) for further information.

10.5 Word/Byte Program Command Sequence

The system may program the device by word or byte, depending on the state of the BYTE# pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically generates the program pulses and verifies the programmed cell margin. [Table 13 on page 30](#page-30-1) shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. See [Section 11. Write](#page-32-0) [Operation Status on page 32](#page-32-0) for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the programming operation. The Byte Program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. **A bit cannot be programmed from a** *0* **back to a** *1***.** Attempting to do so may halt the operation and set DQ5 to *1*, or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still *0*. Only erase operations can convert a *0* to a *1*.

10.6 Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program bytes or words to the device faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. [Table 13 on page 30](#page-30-1) shows the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the data 90h; the second cycle the data 00h. Addresses are don't care for both cycles. The device then returns to reading array data.

[Figure 7 on page 27](#page-27-1) illustrates the algorithm for the program operation. See [Section 17.4 Erase/Program Operations on page 44](#page-44-0) for parameters, and to [Figure 19 on page 44](#page-44-1) for timing diagrams.

Note

20. See [Table 13 on page 30](#page-30-1) for program command sequence.

10.7 Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. [Table 13 on page 30](#page-30-1) shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a **hardware reset** during the chip erase operation immediately terminates the operation. The Chip Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. See [Section 11. Write Operation](#page-32-0) [Status on page 32](#page-32-0) for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

[Figure 8 on page 29](#page-29-0) illustrates the algorithm for the erase operation. See [Section 17.4 Erase/Program Operations on page 44](#page-44-0) for parameters, and [Figure 20 on page 45](#page-45-0) for timing diagrams.

10.8 Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. [Table 13 on page 30](#page-30-1) shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs begins. During the time-out period, additional sector addresses and sector erase commands may be written. However, these additional erase commands are only one bus cycle long and should be identical to the sixth cycle of the standard erase command explained above. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 µs, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50 µs, the system need not monitor DQ3. **Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data.** The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See [Section 11.7 DQ3: Sector Erase Timer on](#page-35-1) [page 35](#page-35-1).) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. Note that a **hardware reset** during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. (Refer to [Section 11. Write](#page-32-0) [Operation Status on page 32](#page-32-0) for information on these status bits.)

[Figure 8 on page 29](#page-29-0) illustrates the algorithm for the erase operation. Refer to [Section 17.4 Erase/Program Operations on page 44](#page-44-0) for parameters, and to [Figure 20 on page 45](#page-45-0) for timing diagrams.

10.9 Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are *don't-cares* when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 35 µs to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See [Section 11. Write Operation](#page-32-0) [Status on page 32](#page-32-0) for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See [Section 11. Write Operation Status on page 32](#page-32-0) for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See [Section 10.3 Autoselect Command Sequence on page 25](#page-25-3) for more information.

The system must write the Erase Resume command (address bits are *don't care*) to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.

Figure 8. Erase Operation

Notes

21. See [Table 13 on page 30](#page-30-1) for erase command sequence.

22. See [Section 11.7 DQ3: Sector Erase Timer on page 35](#page-35-1) for more information.

10.10Command Definitions Table

Table 13. S29AL016J Command Definitions

Legend

X = Don't care

RA = Address of the memory location to be read

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A19–A12 uniquely select any sector.

Notes

23. See [Table 1 on page 11](#page-11-2) for description of bus operations.

24. All values are in hexadecimal.

25. Except for the read cycle and the fourth cycle of the autoselect command sequence, all bus cycles are write cycles.

26. Data bits DQ15–DQ8 are don't cares for unlock and command cycles.

27. Address bits A19–A11 are don't cares for unlock and command cycles, unless SA or PA required.

28. No unlock or command cycles required when reading array data.

29. The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).

30. The fourth cycle of the autoselect command sequence is a read cycle.

31. The data is 00h for an unprotected sector and 01h for a protected sector. See "[Section 10.3 Autoselect Command Sequence on page 25](#page-25-3)" for more information.

- 32. Command is valid when device is ready to read array data or when device is in autoselect mode.
-
- 33. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
34. The Unlock Bypass Reset command is required to return to reading array data when the device is in the unlock bypass mode. F0 is also
- 35. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- 36. The Erase Resume command is valid only during the Erase Suspend mode.
- 37. Additional sector erase commands during the time-out period after an initial sector erase are one cycle long and identical to the sixth cycle of the sector erase command sequence (SA / 30).

11. Write Operation Status

The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7, and RY/BY#. [Table 14](#page-35-2) [on page 35](#page-35-2) and the following subsections describe the functions of these bits. DQ7, RY/BY#, and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

11.1 DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then the device returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a *0* on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a *1* on DQ7. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to *1*; prior to this, the device outputs the *complement*, or *0*. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 µs, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7–DQ0 on the *following* read cycles. This is because DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. [Figure 22 on page 46](#page-46-0), illustrates this.

[Table 14 on page 35](#page-35-2) shows the outputs for Data# Polling on DQ7. [Figure 10 on page 34](#page-34-1) shows the Data# Polling algorithm.

Figure 9. Data# Polling Algorithm

Notes

38. VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address. 39. DQ7 should be rechecked even if DQ5 = 1 because DQ7 may change simultaneously with DQ5.

11.2 RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to V_{CC} .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.

[Table 14 on page 35](#page-35-2) shows the outputs for RY/BY#. Figures [Figure 15 on page 41](#page-41-2), [Figure 16 on page 42,](#page-42-1) [Figure 19 on page 44](#page-44-1) and [Figure 20 on page 45](#page-45-0) shows RY/BY# for read, reset, program, and erase operations, respectively.

11.3 DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. (The system may use either OE# or CE# to control the read cycles.) When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 µs, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see [Section 11.1 DQ7: Data# Polling on page 32](#page-32-1)).

If a program address falls within a protected sector, DQ6 toggles for approximately 1 µs after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

[Table 14 on page 35](#page-35-2) shows the outputs for Toggle Bit I on DQ6. [Figure 10 on page 34](#page-34-1) shows the toggle bit algorithm in flowchart form, and [Section 11.5 Reading Toggle Bits DQ6/DQ2 on page 34](#page-34-0) explains the algorithm. [Figure 23 on page 46](#page-46-1) shows the toggle bit timing diagrams. [Figure 24 on page 47](#page-47-2) shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on [Section 11.4 DQ2: Toggle Bit II on page 33](#page-33-2).

11.4 DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erasesuspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to [Table 14](#page-35-2) [on page 35](#page-35-2) to compare outputs for DQ2 and DQ6.

[Figure 10 on page 34](#page-34-1) shows the toggle bit algorithm in flowchart form, and the section [Section 11.5 Reading Toggle Bits DQ6/](#page-34-0) [DQ2 on page 34](#page-34-0) explains the algorithm. See also the [Section 11.3 DQ6: Toggle Bit I on page 33](#page-33-1) subsection. [Figure 23 on page 46](#page-46-1) shows the toggle bit timing diagram. [Figure 24 on page 47](#page-47-2) shows the differences between DQ2 and DQ6 in graphical form.

11.5 Reading Toggle Bits DQ6/DQ2

Refer to [Figure 10 on page 34](#page-34-1) for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of [Figure 10 on page 34\)](#page-34-1).

Figure 10. Toggle Bit Algorithm

Notes

40. Read toggle bit twice to determine whether or not it is toggling. See text.

41. Recheck toggle bit because it may stop toggling as DQ5 changes to 1. See text.

11.6 DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a *1*. This is a failure condition that indicates the program or erase cycle was not successfully completed.

The DQ5 failure condition may appear if the system tries to program a *1* to a location that is previously programmed to *0*. **Only an erase operation can change a** *0* **back to a** *1***.** Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a *1*.

Under both these conditions, the system must issue the reset command to return the device to reading array data.

11.7 DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from *0* to *1*. The system may ignore DQ3 if the system can guarantee that the time between additional sector erase commands will always be less than 50 us. See also [Section 10.8 Sector Erase Command Sequence on page 28](#page-28-0).

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is *1*, the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is *0*, the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. [Table 14](#page-35-2) shows the outputs for DQ3.

Table 14. Write Operation Status

Notes

42. DQ5 switches to 1 when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See [Section 11.6 DQ5: Exceeded Timing](#page-35-0) [Limits on page 35](#page-35-0) for more information.

43. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

12. Absolute Maximum Ratings

Notes

44. Minimum DC voltage on input or I/O pins is –0.5 V. During voltage transitions, input or I/O pins may overshoot V_{SS} to –2.0 V for periods of up to 20 ns. See Figure 11
[on page 37.](#page-37-1) Maximum DC voltage on input or I/O pi

45. Minimum DC input voltage on pins A9, OE#, and RESET# is -0.5 V. During voltage transitions, A9, OE#, and RESET# may overshoot V_{SS} to –2.0 V for periods of up
to 20 ns. See [Figure 11 on page 37.](#page-37-1) Maximum DC input volta

46. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second. 47. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicat

rating conditions for extended periods may affect device reliability.

13. Operating Ranges

Note

48. Operating ranges define those limits between which the functionality of the device is guaranteed.

Figure 11. Maximum Negative Overshoot Waveform

Figure 12. Maximum Positive Overshoot Waveform

14. DC Characteristics

14.1 CMOS Compatible

Notes

49. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH}. Typical V_{CC} is 3.0 V.

50. I_{CC} active while Embedded Erase or Embedded Program is in progress.
51. Automatic sleep mode enables the low power mode when addresses remain stable for t_{ACC} + 30 ns.

52. Not 100% tested.

53. When the device is operated in Extended Temperature range, the currents are as follows:
^ICc₃ = 0.2 μA (typ), 10 μA (max)

I_{CC4} = 0.2 μA (typ), 10 μA (max)
I_{CC5} = 0.2 μA (typ), 10 μA (max)

15. Test Conditions

Note

54. Diodes are IN3064 or equivalent.

Table 15. Test Specifications

16. Key to Switching Waveforms

Figure 14. Input Waveforms and Measurement Levels

17. AC Characteristics

17.1 Read Operations

Notes

55. Not 100% tested.

56. See [Figure 13 on page 39](#page-39-1) and [Table 15 on page 39](#page-39-2) for test specifications.

Figure 15. Read Operations Timings

17.2 Hardware Reset (RESET#)

Note

57. Not 100% tested.

Figure 16. RESET# Timings

Note

58. CE# should only go low after RESET# has gone high. Keeping CE# low from power up through the first read could cause the first read to retrieve erroneous data.

17.3 Word/Byte Configuration (BYTE#)

Note

59. Refer to the Erase/Program Operations table for t_{AS} and t_{AH} specifications.

17.4 Erase/Program Operations

Notes

60. Not 100% tested.

61. See [Section 18. Erase and Programming Performance on page 50](#page-50-0) for more information.

Figure 19. Program Operation Timings

Notes

62. PA = program address, PD = program data, D_{OUT} is the true data at the program address.

63. Illustration shows device in word mode.

Figure 20. Chip/Sector Erase Operation Timings

Notes

64. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see [Section 11. Write Operation Status on page 32\)](#page-32-0). 65. Illustration shows device in word mode.

Figure 21. Back to Back Read/Write Cycle Timing

Figure 22. Data# Polling Timings (During Embedded Algorithms)

Notes

66. VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 23. Toggle Bit Timings (During Embedded Algorithms)

WE# OE# High Z DQ6/DQ2 RY/BY# trusy tOEH $t_{OH} \rightarrow$ $t_{\rm DF}$ Valid Status \triangleright \leftarrow \leftarrow Valid Status \rightarrow Valid Data (first read) (second read) (stops toggling)

Note

67. VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 24. DQ2 vs. DQ6 for Erase and Erase Suspend Operations

Note

68. The system may use CE# or OE# to toggle DQ2 and DQ6. DQ2 toggles only when read at an address within an erase-suspended sector.

17.5 Temporary Sector Group Unprotect

Note

69. Not 100% tested.

Figure 26. Sector Group Protect/Unprotect Timing Diagram

Note

70. For sector group protect, A6 = 0, A3 = A2 = 0, A1 = 1, A0 = 0. For sector group unprotect, A6 = 1, A3 = A2 = 0, A1 = 1, A0 = 0.

17.6 Alternate CE# Controlled Erase/Program Operations

Notes

71. Not 100% tested.

72. See [Section 18. Erase and Programming Performance on page 50](#page-50-0) for more information.

Figure 27. Alternate CE# Controlled Write Operation Timings

Notes

73. PA = program address, PD = program data, DQ7# = complement of the data written to the device, D_{OUT} = data written to the device.
74. Figure indicates the last two bus cycles of the command sequence.

75. Word mode address used as an example.

18. Erase and Programming Performance

Notes

76. Typical program and erase times assume the following conditions: 25°C, V_{CC} = 3.0 V, 100,000 cycles, checkerboard data pattern.

77. Under worst case conditions of 90°C, V_{CC} = 2.7 V, 1,000,000 cycles.
78. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the m

79. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.

80. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See [Table 13 on page 30](#page-30-1) for further information on command definitions.

81. The device has a minimum erase and program cycle endurance of 100,000 cycles per sector.

19. TSOP and BGA Pin Capacitance

Notes

82. Sampled, not 100% tested.

83. Test conditions $T_A = 25^{\circ}$ C, f = 1.0 MHz.

20. Physical Dimensions

20.1 TS 048—48-Pin Standard TSOP

NOTES:

 $\sqrt{1}$. DIMENSIONS ARE IN MILLIMETERS (mm).

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

3. PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

- $\overline{4}$ TO BE DETERMINED AT THE SEATING PLANE \overline{c} . The SEATING PLANE IS LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE. DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE
- 5. DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- $\sqrt{6}$. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm .
- $\sqrt{7}$. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- $\sqrt{8}$. LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.
- DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS. 10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 Rev *F

Company Confidential

Note

For reference only. BSC is an ANSI standard for Basic Space Centering.

20.2 VBK048—48-Ball Fine-Pitch Ball Grid Array (BGA) 8.15 mm x 6.15 mm

四

BOTTOM VIEW

SIDE VIEW

NOTES.

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-010/020.
- 4. **e** REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.
- SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.

n IS THE TOTAL NUMBER OF POPULATED SOLDER BALLS FOR MATRIX SIZE MD AND ME.

 $\overline{\mathcal{E}}$ dimension "b" is measured at the maximum ball diameter in a plane parallel to datum c.

 $\sqrt{2}$ "sd" and "se" are measured with respect to datums a and B and define the POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 and "SE" = eE/2.

"+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

 $\sqrt{9}$ a1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

002-19063 Rev **

20.3 LAE064—64-Ball Fortified Ball Grid Array (BGA) 9 mm x 9 mm

21. Document History

Document History Page

Document History Page (Continued)

Document Title: S29AL016J, 16-Mbit (2M × 8-Bit/1M × 16-Bit), 3 V, Boot Sector Flash

Document History Page (Continued)

Document Title: S29AL016J, 16-Mbit (2M × 8-Bit/1M × 16-Bit), 3 V, Boot Sector Flash

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/go/locations).

[Products](http://www.cypress.com/go/products)

[PSoC](http://www.cypress.com/psoc)® [Solutions](http://www.cypress.com/psoc)

[PSoC 1](http://www.cypress.com/products/psoc-1) | [PSoC 3](http://www.cypress.com/products/psoc-3) | [PSoC 4](http://www.cypress.com/products/psoc-4) [| PSoC 5LP |](http://www.cypress.com/products/32-bit-arm-cortex-m3-psoc-5lp) [PSoC 6 MCU](http://cypress.com/psoc6)

[Cypress Developer Community](http://www.cypress.com/cdc)

[Community |](https://community.cypress.com/welcome) [Projects](http://www.cypress.com/projects) | [Video](http://www.cypress.com/video-library) | [Blogs](http://www.cypress.com/blog) | [Training](http://www.cypress.com/training) | [Components](http://www.cypress.com/cdc/community-components)

[Technical Support](http://www.cypress.com/support)

[cypress.com/support](http://www.cypress.com/support)

© Cypress Semiconductor Corporation, 2007-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
intellectual propert hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users
(either directly or provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach,
such as unauthorized acc to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Inotothed in this document, including any sample design information or programming
code, is provided only for reference information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances
management, or other us or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from
and against all claims,

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-00777 Rev. *Q Bookstanding Revised June 21, 2018 Page 57 of 57