

9-Mbit (256 K × 32) Flow-Through Sync SRAM

Features

- 256 K × 32 common I/O
- 3.3 V core power supply (V_{DD})
- 2.5 V/3.3 V I/O power supply (V_{DDQ})
- Fast clock-to-output times
 □ 6.5 ns (133-MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Supports 3.3 V I/O level
- Available in 165-Ball FBGA package
- "ZZ" Sleep Mode option
- IEEE 1149.1 JTAG-compatible boundary scan

Functional Description

The CY7C1365C is a 256 K × 32 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ($\overline{\text{CE}}_1$), depth-expansion Chip Enables ($\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$), Burst Control inputs (ADSC, ADSP, and $\overline{\text{ADV}}$), Write Enables ($\overline{\text{BW}}$ [A:D], and $\overline{\text{BWE}}$), and Global Write ($\overline{\text{GW}}$). Asynchronous inputs include the Output Enable ($\overline{\text{OE}}$) and the ZZ pin.

The CY7C1365C allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and Chip Enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).


The CY7C1365C operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide

Description	133 MHz	Unit
Maximum Access Time	6.5	ns
Maximum Operating Current	250	mA
Maximum Standby Current	40	mA



Logic Block Diagram - CY7C1365C





Contents

Pin Configurations	4
Pin Descriptions	5
Functional Overview	7
Single Read Accesses	7
Single Write Accesses Initiated by ADSP	7
Single Write Accesses Initiated by ADSC	7
Burst Sequences	7
Sleep Mode	7
Interleaved Burst Address Table	
(MODE = Floating or VDD)	7
Linear Burst Address Table (MODE = GND)	7
ZZ Mode Electrical Characteristics	8
Truth Table	
Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	11
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
3.3 V TAP AC Test Conditions	
3.3 V TAP AC Output Load Equivalent	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	15

TAP DC Electrical Characteristics and	
Operating Conditions	16
Identification Register Definitions	16
Scan Register Sizes	16
Instruction Codes	17
Boundary Scan Order	18
Maximum Ratings	19
Operating Range	19
Electrical Characteristics	
Capacitance	20
Thermal Resistance	
AC Test Loads and Waveforms	20
Switching Characteristics	21
Timing Diagrams	22
Ordering Information	26
Ordering Code Definitions	26
Package Diagram	27
Acronyms	
Document Conventions	28
Units of Measure	28
Document History Page	29
Sales, Solutions, and Legal Information	30
Worldwide Sales and Design Support	30
Products	30
PSoC Solutions	30



Pin Configurations

Figure 1. 165-ball FBGA pinout

CY7C1365C (256 K × 32)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	Œ ₁	\overline{BW}_C	\overline{BW}_B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	\overline{BW}_D	\overline{BW}_A	CLK	GW	ŌĒ	ADSP	Α	NC/576M
С	NC	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC/1G	NC
D	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
F	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
G	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Н	NC	V_{SS}	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	NC	NC	V_{DDQ}	V_{SS}	NC	NC/18M	NC	V_{SS}	V_{DDQ}	NC	NC
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	NC/36M	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Descriptions

Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs used to select one of the $\underline{256}$ K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active. $\overline{A}_{[1:0]}$ feed the 2-bit counter.
\overline{BW}_A , \overline{BW}_B , \overline{BW}_D	Input- Synchronous	Byte Write Select Inputs, active LOW . Qualified with $\overline{\text{BWE}}$ to conduct Byte Writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, active LOW . When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $BW_{[A:D]}$ and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a Byte Write.
CLK	Input-Clock	Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK . Used in conjunction with CE_2 and CE_3 to select/deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and CE ₂ to select/deselect the device. CE ₃ is assumed active throughout this document for BGA. CE ₃ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW . Controls the direction of the I/O pins. When LOW, the I/ <u>O</u> pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a Read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when \overline{CE}_1 is deasserted HIGH.
ADSC	Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ		ZZ "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs		Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs are placed in a tri-state condition.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{SS}	Ground	Ground for the core of the device.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
V_{SSQ}	I/O Ground	Ground for the I/O circuitry.
TDO	JTAG serial output synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being used, this pin should be left unconnected.



Pin Descriptions (continued)

Name	I/O	Description
TDI	JTAG serial input synchronous	Serial data-in to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be left floating or connected to V _{DD} through a pull up resistor.
TMS	JTAG serial input synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being used, this pin can be disconnected or connected to $V_{\rm DD}$.
TCK	JTAG- clock	Clock input to the JTAG circuitry. If the JTAG feature is not being used, this pin must be connected to V_{SS} .
MODE	Input- Static	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
NC	_	No Connects. Not Internally connected to the die.



Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133-MHz device).

The CY7C1365C supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486 processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW[A:D]) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

A single read access is initiated when the <u>following</u> conditions are satisfied at <u>clock rise: (1) CE₁, CE₂, and CE₃ are all asserted active, and (2) ADSP or ADSC is asserted LOW (if the access is initiated by ADSC, the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the OE input is asserted LOW, the requested data will be available at the data outputs a maximum to t_{CDV} after clock rise. ADSP is ignored if CE₁ is HIGH.</u>

Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and BW[A:D]) are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device. Byte writes are allowed. During byte writes, BWA controls DQA and BWB controls DQB, BWC controls DQC, and BWD controls DQD. All I/Os are tri-stated during a byte write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are all asserted

active, (2) \overline{ADSC} is asserted LOW, (3) \overline{ADSP} is deasserted HIGH, and (4) the write input signals (GW, BWE, and BW[A:D]) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to DQ[D:A] will be written into the specified address location. Byte writes are allowed. During byte writes, BWA controls DQA, BWB controls DQB, BWC controls DQC, and BWD controls DQD. All I/Os are tri-stated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1365C provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by A[1:0], and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to a interleaved burst sequence.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10



ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	50	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t _{ZZI}	ZZ Active to Sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit Sleep current	This parameter is sampled	0	-	ns



Truth Table

The truth table for CY7C1365C follows. [1, 2, 3, 4, 5]

Cycle Description	Address Used	CE ₁	CE ₃	CE ₂	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power-down	None	Н	Х	Х	L	Х	L	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power-down	None	L	Х	L	L	L	Х	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power-down	None	L	Н	Х	L	L	Х	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power-down	None	L	Х	L	L	Н	L	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power-down	None	Χ	Х	Х	L	Н	L	Х	Х	Χ	L–H	Tri-State
Sleep Mode, Power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Χ	Х	Tri-State
Read Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	L	L–H	Q
Read Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	Н	L–H	Tri-State
Write Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	L	Χ	L–H	D
Read Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	L	L–H	Q
Read Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	X	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L–H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L–H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L–H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Χ	L–H	D

Notes

Document Number: 001-74584 Rev. *C

X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more Byte Write Enable signals (BWA, BWB, BWC, BWD) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals (BWA, BWB, BWC, BWD), BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a Read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWA. DWA. DWA. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the Write cycle.

OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Truth Table for Read/Write

The Truth Table for Read/Write for CY7C1365C follows. [6, 7]

Function	GW	BWE	BW _D	BW _C	BW _B	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte (A)	Н	L	Н	Н	Н	L
Write Byte (B)	Н	L	Н	Н	L	Н
Write Bytes (B, A)	Н	L	Н	Н	L	L
Write Byte (C)	Н	L	Н	L	Н	Н
Write Bytes (C, A)	Н	L	Н	L	Н	L
Write Bytes (C, B)	Н	L	Н	L	L	Н
Write Bytes (C, B, A)	Н	L	Н	L	L	L
Write Byte (D)	Н	L	L	Н	Н	Н
Write Bytes (D, A)	Н	L	L	Н	Н	L
Write Bytes (D, B)	Н	L	L	Н	L	Н
Write Bytes (D, B, A)	Н	L	L	Н	L	L
Write Bytes (D, B)	Н	L	L	L	Н	Н
Write Bytes (D, B, A)	Н	L	L	L	Н	L
Write Bytes (D, C, A)	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	X	Х	Х	X	X

Document Number: 001-74584 Rev. *C

Notes
6. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
7. WRITE = L when any one or more Byte Write Enable signals (\overline{BW}_A, \overline{BW}_B, \overline{BW}_C, \overline{BW}_D) and \overline{BWE} = L or \overline{GW} = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_B, \overline{BW}_C, \overline{BW}_D), \overline{BWE} = L or \overline{GW} = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_C, \overline{BW}_D), \overline{BWE} = L or \overline{GW} = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_C, \overline{BW}_D), \overline{BWE} = L or \overline{GW} = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_C, \overline{BW}_D), \overline{BWE} = L or \overline{GW} = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_A, \overline{BW}_C, \overline{BW}_D), \overline{BWE} = L or \overline{GW} = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_A, \overline{BW}_D), \overline{BWE} = L or \overline{GW} = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_A, \overline{BW}_D), \overline{BW}_D = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_A, \overline{BW}_D) = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_B, \overline{BW}_D) = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_B, \overline{BW}_D) = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_B, \overline{BW}_D) = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_B, \overline{BW}_D) = L. \overline{WRITE} = H when all Byte Write Enable signals (\overline{BW}_A, \overline{BW}_B, \overline{BW}_D, \overline{BW}_D, \overline{BW}_D, \overline{BW}_D, \overline{BW}_D, \overline



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1365C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1365C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 14. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 18 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 16.



TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes on page 17. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail in this section.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP

controller is in a Shift-DR state. It also places all SRAM outputs into a high Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1-mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram




The 0/1 next to each state represents the value of TMS at the rising edge of TCK.



TAP Controller Block Diagram



TAP Timing





TAP AC Switching Characteristics


Over the Operating Range

Parameter [8, 9]	Parameter	Min	Max	Unit
Clock		<u> </u>		
t _{TCYC}	TCK clock cycle time	50	_	ns
t _{TF}	TCK clock frequency	_	20	MHz
t _{TH}	TCK clock HIGH time	20	-	ns
t _{TL}	TCK clock LOW time	20	_	ns
Output Times	•	<u>.</u>		
t _{TDOV}	TCK clock LOW to TDO valid	_	10	ns
t _{TDOX}	TCK clock LOW to TDO invalid	0	-	ns
Set-up Times	•	<u>.</u>		
t _{TMSS}	TMS setup to TCK clock rise	5	-	ns
t _{TDIS}	TDI setup to TCK clock rise	5	-	ns
t _{CS}	Capture setup to TCK rise	5	-	ns
Hold Times	•	<u>.</u>		
t _{TMSH}	TMS hold after TCK clock rise	5	_	ns
t _{TDIH}	TDI hold after clock rise	5	-	ns
t _{CH}	Capture hold after clock rise	5	_	ns

3.3 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 3.3 V
Input rise and fall times	1 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Test load termination supply voltage	1.5 V


3.3 V TAP AC Output Load Equivalent



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

2.5 V TAP AC Output Load Equivalent



Notes

- t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.
 Test conditions are specified using the load in TAP AC test conditions. t_R/t_F = 1 ns.



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.3 V ± 0.165 V unless otherwise noted)

Parameter [10]	Description	Test	t Conditions	Min	Max	Unit
V _{OH1}	Output HIGH voltage	I _{OH} = -4.0 mA	V _{DDQ} = 3.3 V	2.4	-	V
		$I_{OH} = -1.0 \text{ mA}$	V _{DDQ} = 2.5 V	2.0	_	V
V _{OH2}	Output HIGH voltage	I _{OH} = -100 μA	V _{DDQ} = 3.3 V	2.9	_	V
			$V_{DDQ} = 2.5 V$	2.1	_	V
V _{OL1}	Output LOW voltage	I _{OL} = 8.0 mA	V _{DDQ} = 3.3 V	_	0.4	V
		$I_{OL} = 8.0 \text{ mA}$	V _{DDQ} = 2.5 V	_	0.4	V
V_{OL2}	Output LOW voltage	I _{OL} = 100 μA	V _{DDQ} = 3.3 V	_	0.2	V
			$V_{DDQ} = 2.5 V$	_	0.2	V
V _{IH}	Input HIGH voltage		V _{DDQ} = 3.3 V	2.0	V _{DD} + 0.3	V
			$V_{DDQ} = 2.5 V$	1.7	V _{DD} + 0.3	V
V_{IL}	Input LOW voltage		V _{DDQ} = 3.3 V	-0.5	0.7	V
			$V_{DDQ} = 2.5 V$	-0.3	0.7	V
I _X	Input load current	$GND \le V_{IN} \le V_{DDQ}$	<u> </u>	– 5	5	μA

Identification Register Definitions

Instruction Field	CY7C1365C (256 K × 32)	Description
Revision number (31:29)	000	Describes the version number.
Device depth (28:24) [11]	01011	Reserved for Internal Use
Device width (23:18) 165-ball FBGA	000001	Defines memory type and architecture
Cypress device ID (17:12)	011110	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID register presence indicator (0)	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size (× 32)
Instruction	3
Bypass	1
ID	32
Boundary scan order (165-ball FBGA package)	71

Notes

Document Number: 001-74584 Rev. *C

^{10.} All voltages referenced to V_{SS} (GND).
11. Bit #24 is "1" in the Register Definitions for both 2.5 V and 3.3 V versions of this device.



Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



Boundary Scan Order

165-ball FBGA

CY7C1365C (256 K × 32)

Bit#	Ball ID	Signal Name
1	В6	CLK
2	B7	GW
3	A7	BWE
4	B8	ŌĒ
5	A8	ADSC
6	В9	ADSP
7	A9	ADV
8	B10	А
9	A10	Α
10	C11	NC
11	E10	DQ _B
12	F10	DQ _B
13	G10	DQ _B
14	D10	DQ _B
15	D11	DQ _B
16	E11	DQ _B
17	F11	DQ _B
18	G11	DQ _B
19	H11	ZZ
20	J10	DQ _A
21	K10	DQ _A
22	L10	DQ _A
23	M10	DQ _A
24	J11	DQ _A
25	K11	DQ _A
26	L11	DQ _A
27	M11	DQ _A
28	N11	NC
29	R11	Α
30	R10	Α
31	P10	А
32	R9	А
33	P9	А
34	R8	А
35	P8	А
36	P11	Α

Bit#	Ball ID	Signal Name
37	R6	A0
38	P6	A1
39	R4	A
40	P4	Α
41	R3	A
42	P3	Α
43	R1	MODE
44	N1	NC
45	L2	DQ _D
46	K2	DQ _D
47	J2	DQ_D
48	M2	DQ _D
49	M1	DQ _D
50	L1	DQ _D
51	K1	DQ _D
52	J1	DQ _D
53	Internal	Internal
54	G2	DQ _C
55	F2	DQ _C
56	E2	DQ _C
57	D2	DQ _C
58	G1	DQ _C
59	F1	DQ _C
60	E1	DQ _C
61	D1	DQ _C
62	C1	NC
63	B2	А
64	A2	А
65	A3	CE ₁
66	В3	CE ₂
67	B4	BW _D
68	A4	BW _C
69	A5	BW _B
70	B5	BW _A
71	A6	CE ₃



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Supply Voltage on V_{DD} Relative to GND-0.5 V to +4.6 V Supply Voltage on V_{DDQ} Relative to GND -0.5~V to $+V_{DD}$ DC Voltage Applied to Outputs in Tri-State-0.5 V to V_{DDQ} + 0.5 V

DC Input Voltage	–0.5 V to V _{DD} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001 V
Latch-up Current	>200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V_{DDQ}
Industrial	–40 °C to +85 °C	3.3 V – 5% / +10%	$2.5 V - 5\% \text{ to } V_{DD}$

Electrical Characteristics

Over the Operating Range

Parameter [12, 13]	Decembion	Test Conditions		CY7C1365C		Unit
Parameter [12, 13]	Description			Min	Max	Offic
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage	for 3.3 V I/O	for 3.3 V I/O		3.6	V
		for 2.5 V I/O		2.375	2.625	V
V _{OH}	Output HIGH Voltage	for 3.3 V I/O, I _{OH} = -4.0 mA		2.4	-	V
		for 2.5 V I/O, I _{OH} = -1.0 mA		2.0	-	V
V_{OL}	Output LOW Voltage	for 3.3 V I/O, I _{OL} = 8.0 mA		-	0.4	V
		for 2.5 V I/O, I _{OL} = 1.0 mA		-	0.4	V
V _{IH}	Input HIGH Voltage	for 3.3 V I/O		2.0	V _{DD} + 0.3 V	V
		for 2.5 V I/O		1.7	V _{DD} + 0.3 V	V
V _{IL}	Input LOW Voltage [7]	for 3.3 V I/O	for 3.3 V I/O		0.8	V
		for 2.5 V I/O		-0.3	0.7	V
IX	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μА
	Input Current of MODE	Input = V _{SS}		-30	_	μΑ
		Input = V _{DD}		_	5	μΑ
	Input Current of ZZ	Input = V _{SS}		- 5	-	μΑ
		Input = V _{DD}		-	30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disab	oled	- 5	5	μΑ
I _{DD}	V _{DD} Operating Supply Current	V_{DD} = Max., I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{CYC}	7.5-ns cycle, 133 MHz	-	250	mA
I _{SB1}	Automatic CE Power-Down Current – TTL Inputs	$\begin{aligned} &\text{Max. V}_{DD}, \text{ Device Deselected,} \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, f = f_{MAX}, \\ &\text{inputs switching} \end{aligned}$	7.5-ns cycle, 133 MHz	-	110	mA
I _{SB2}	Automatic CE Power-Down Current – CMOS Inputs	$\begin{array}{l} \text{Max. V}_{DD}\text{, Device Deselected,} \\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{V or V}_{IN} \leq 0.3 \text{V,} \\ \text{f} = 0\text{, inputs static} \end{array}$	7.5-ns cycle, 133 MHz	-	40	mA

Notes

^{12.} Overshoot: $V_{IL(AC)} < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$). 13. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

Parameter [12, 13]	Description	Test Conditions		CY7C1365C		Unit
Parameter	Description			Min	Max	Ollit
I _{SB3}	Automatic CE Power-Down Current – CMOS Inputs	$\begin{array}{l} \text{Max V}_{DD}\text{, Device Deselected,} \\ \text{V}_{\text{IN}}{\geq}\text{V}_{DDQ} - 0.3\text{V or V}_{\text{IN}} {\leq}0.3\text{V,} \\ \text{f} = \text{f}_{\text{MAX}}\text{, inputs switching} \end{array}$	7.5-ns cycle, 133 MHz	-	100	mA
I _{SB4}	Automatic CE Power-Down Current – TTL Inputs	,	7.5-ns cycle, 133 MHz	_	40	mA

Capacitance


Parameter [14]	Description	Test Conditions	165-ball FBGA Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = 3.3 \text{V}, V_{DDQ} = 2.5 \text{V}$	5	pF
C _{CLK}	Clock Input Capacitance		5	pF
C _{I/O}	Input/Output Capacitance		7	pF

Thermal Resistance

Parameter [14]	Description	Test Conditions	165-ballFBGA Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per		°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	EIA/JESD51	3	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Document Number: 001-74584 Rev. *C

Note
14. Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range

Parameter [15, 16]	De antestia co	-1	-133	
		Min	Min Max	
t _{POWER}	V _{DD} (typical) to the first access ^[17]	1	_	ms
Clock				
t _{CYC}	Clock cycle time	7.5	_	ns
t _{CH}	Clock HIGH	3.0	_	ns
t _{CL}	Clock LOW	3.0	_	ns
Output Times		<u> </u>		
t _{CDV}	Data output valid after CLK rise	_	6.5	ns
t _{DOH}	Data output hold after CLK rise	2.0	_	ns
t _{CLZ}	Clock to low Z [18, 19, 20]	0	_	ns
t _{CHZ}	Clock to high Z [18, 19, 20]	_	3.5	ns
t _{OEV}	OE LOW to output valid	_	3.5	ns
t _{OELZ}	OE LOW to output low Z [18, 19, 20]	0	_	ns
t _{OEHZ}	OE HIGH to output high Z [18, 19, 20]	_	3.5	ns
Set-up Times				
t _{AS}	Address set-up before CLK rise	1.5	_	ns
t _{ADS}	ADSP, ADSC set-up before CLK rise	1.5	_	ns
t _{ADVS}	ADV set-up before CLK rise	1.5	_	ns
t _{WES}	GW, BWE, BW _[A:D] set-up before CLK rise	1.5	_	ns
t _{DS}	Data input set-up before CLK rise	1.5	_	ns
t _{CES}	Chip enable set-up	1.5	_	ns
Hold Times			•	
t _{AH}	Address hold after CLK rise	0.5	_	ns
t _{ADH}	ADSP, ADSC hold after CLK rise	0.5	_	ns
t _{WEH}	GW, BWE, BW _[A:D] hold after CLK rise	0.5	_	ns
t _{ADVH}	ADV hold after CLK rise	0.5	_	ns
t _{DH}	Data input hold after CLK rise	0.5	_	ns
t _{CEH}	Chip enable hold after CLK rise	0.5	_	ns

Notes

15. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

16. Test conditions shown in (a) of Figure 2 on page 20 unless otherwise noted.

17. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a Read or Write operation can be initiated.

^{18.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 2 on page 20. Transition is measured ±200 mV from steady-state voltage.


19. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.

20. This parameter is sampled and not 100% tested.



Timing Diagrams

Figure 3. Read Cycle Timing [21]




21. On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.

Note



Timing Diagrams (continued)

Figure 4. Write Cycle Timing [22, 23]




^{22.} Full width write can be initiated by either <u>GW</u> LOW; or by <u>GW</u> HIGH, <u>BWE LOW and BW[A:D]</u> LOW.

23. The data bus (Q) remains in High Z following a Write cycle unless an ADSP, ADSC, or ADV cycle is performed.



Timing Diagrams (continued)

Figure 5. Read/Write Timing $^{[24,\ 25,\ 26]}$




^{24.} On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When $\overline{\underline{CE}}$ is HIGH, \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or $\overline{\overline{CE}}_3$ is HIGH. 25. The data bus (Q) remains in High Z following a Write cycle unless an \overline{ADSP} , \overline{ADSC} , or \overline{ADV} cycle is performed. 26. $\overline{\underline{GW}}$ is HIGH.



Timing Diagrams (continued)

Figure 6. ZZ Mode Timing $^{\left[27,\,28\right]}$



Notes

^{27.} Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 28. DQs are in High Z when exiting ZZ sleep mode.




Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
133	CY7C1365C-133BZI	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Industrial


Ordering Code Definitions






Package Diagram

Figure 7. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180



NOTES:
SOLDER PAD TYPE: NON-SOLDER MASK DEFINED (NSMD)
JEDEC REFERENCE: MD-216 / ISSUE E
PACKAGE CODE: BBOAC/BWOAC
PACKAGE WEIGHT: SEE CYPRESS PACKAGE MATERIAL DECLARATION
DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.



51-85180 *F



Acronyms

Acronym	Description	
CE	chip enable	
CMOS	complementary metal-oxide-semiconductor	
EIA	electronic industries alliance	
FBGA	fine-pitch ball grid array	
I/O	input/output	
JEDEC	joint electron devices engineering council	
JTAG	joint test action group	
LSB	least significant bit	
MSB	most significant bit	
ŌĒ	output enable	
SRAM	static random access memory	
TAP	test access port	
TCK	test clock	
TDI	test data-in	
TDO	test data-out	
TMS	test mode select	
TTL	transistor-transistor logic	

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μs	microsecond		
mA	milliampere		
mm	millimeter		
ms	millisecond		
mV	millivolt		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

	Document Title: CY7C1365C, 9-Mbit (256 K × 32) Flow-Through Sync SRAM Document Number: 001-74584				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	3465802	12/15/2011	PRIT	New data sheet.	
*A	3478370	01/09/2012	PRIT	Changed status from Preliminary to Final.	
*B	3537322	02/28/2012	PRIT	Added JTAG Information (updated the section Pin Descriptions and added the sections IEEE 1149.1 Serial Boundary Scan (JTAG), TAP Controller State Diagram, TAP Controller Block Diagram, TAP Timing, TAP AC Switching Characteristics, 3.3 V TAP AC Test Conditions, 3.3 V TAP AC Output Load Equivalent, 2.5 V TAP AC Test Conditions, 2.5 V TAP AC Output Load Equivalent, TAP DC Electrical Characteristics and Operating Conditions, Identification Register Definitions, Scan Register Sizes, Instruction Codes, and Boundary Scan Order).	
*C	3793968	10/25/2012	PRIT	Updated Package Diagram (spec 51-85180 (Changed revision from *E to *F)).	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/go/automotive

cypress.com/go/clocks

cypress.com/go/plc

cypress.com/go/interface

cypress.com/go/powerpsoc

Products

Automotive Clocks & Buffers Interface **Lighting & Power Control**

Memory cypress.com/go/memory Optical & Image Sensing cypress.com/go/image **PSoC** cypress.com/go/psoc Touch Sensing cypress.com/go/touch **USB Controllers** cypress.com/go/USB Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2011-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-74584 Rev. *C

Revised October 25, 2012