



**Features**

- **Fast**
  - CY7C901-23 has a 23-ns read-modify-write cycle; Commercial 25% faster than "C" Spec 2901
  - CY7C901-27 has a 27-ns read-modify-write cycle; Military 15% faster than "C" Spec 2901
- **Low power**
  - 70 mA (commercial)
  - 90 mA (military)
- **V<sub>CC</sub> of 5V ±10% (commercial and military)**
- **Eight-function ALU**
- **Infinitely expandable in 4-bit increments**
- **Four status flags: carry, overflow, negative, zero**

- **Capable of withstanding greater than 2000V static discharge voltage**
- **Pin compatible and functional equivalent to Am2901B, C**

**Functional Description**

The CY7C901 is a high-speed, expandable, 4-bit wide ALU that can be used to implement the arithmetic section of a CPU, peripheral controller, or programmable controller. The instruction set of the CY7C901 is basic but yet so versatile that it can emulate the ALU of almost any digital computer.


The CY7C901, as illustrated in the block diagram, consists of a 16-word by 4-bit dual-port RAM register file, a 4-bit ALU, and the required data manipulation and control logic.

The operation performed is determined by nine input control lines (I<sub>0</sub> to I<sub>8</sub>) that are usually inputs from a micro-instruction register.

The CY7C901 is expandable in 4-bit increments, has three-state data outputs as well as flag outputs, and can use either a full look-ahead carry or a ripple carry.

The CY7C901 is a pin-compatible, functionally equivalent, improved-performance replacement for the Am2901.


The CY7C901 is fabricated using an advanced 1.2-micron CMOS process that eliminates latch-up, provides ESD protection over 2000V, and achieves superior performance at low-power dissipation.



**Selection Guide**

Minimum Read-Modify-Write Cycle (ns)	Maximum Operating I <sub>CC</sub> (mA)	Operating Range	Part Number
23	80	Commercial	CY7C901-23
27	90	Military	CY7C901-27
31	70	Commercial	CY7C901-31
32	90	Military	CY7C901-32

Pin Configurations (continued)



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	- 65°C to +150°C
Ambient Temperature with Power Applied	- 55°C to +125°C
Supply Voltage to Ground Potential (Pin 11 to Pin 33)	- 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	- 0.5V to +7.0V
DC Input Voltage	- 3.0V to +7.0V
Output Current into Outputs (LOW)	30 mA
Static Discharge Voltage (Per MIL-STD-883 Method 3015)	>2001V
Latch-Up Current (Outputs)	>200 mA

Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ±10%
Military <sup>[1]</sup>	- 55°C to +125°C	5V ±10%

Notes:

1. T<sub>A</sub> is the "instant on" case temperature.

Pin Definitions

Signal Name	I/O	Description
A <sub>0</sub> - A <sub>3</sub>	I	These four address lines select one of the registers in the stack and output its contents on the (internal) A port.
B <sub>0</sub> - B <sub>3</sub>	I	These four address lines select one of the registers in the stack and output its contents on the (internal) B port. This can also be the destination address when data is written back into the register file.
I <sub>0</sub> - I <sub>8</sub>	I	These nine instruction lines select the ALU data sources (I <sub>0</sub> , 1, 2), the operation to be performed (I <sub>3</sub> , 4, 5), and what data is to be written into either the Q register or the register file (I <sub>6</sub> , 7, 8).
D <sub>0</sub> - D <sub>3</sub>	I	These are four data input lines that may be selected by the I <sub>0</sub> , 1, 2 lines as inputs to the ALU.
Y <sub>0</sub> - Y <sub>3</sub>	O	These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latches, as determined by the code on the I <sub>6</sub> , 7, 8 lines.
$\overline{OE}$	I	Output Enable. This is an active LOW input that controls the Y <sub>0</sub> - Y <sub>3</sub> outputs. When this signal is LOW the Y outputs are enabled and when it is HIGH they are in the high-impedance state.

Signal Name	I/O	Description
CP	I	Clock Input. The LOW level of the clock writes data to the 16 x 4 RAM. The HIGH level of the clock writes data from the RAM to the A-port and B-port latches. The operation of the Q register is similar. Data is entered into the master latch on the LOW level of the clock and transferred from master to slave when the clock is HIGH.
Q <sub>3</sub> RAM <sub>3</sub>	I/O	These two lines are bidirectional and are controlled by the I <sub>6</sub> , 7, 8 inputs. Electrically they are three-state output drivers connected to the TTL-compatible CMOS inputs. <b>Outputs:</b> When the destination code on lines I <sub>6</sub> , 7, 8 indicates a shift left (UP) operation the three-state outputs are enabled and the MSB of the Q register is output on the Q <sub>3</sub> pin and the MSB of the ALU output (F <sub>3</sub> ) is output on the RAM <sub>3</sub> pin. <b>Inputs:</b> When the destination code indicates a shift right (DOWN) the pins are the data inputs to the MSB of the Q register and the MSB of the RAM.
Q <sub>0</sub> RAM <sub>0</sub>	I/O	These two lines are bidirectional and function in a manner similar to the Q <sub>3</sub> and RAM <sub>3</sub> lines, except that they are the LSB of the Q register and RAM.
C <sub>n</sub>	I	The carry-in to the internal ALU.
C <sub>n</sub> + 4	O	The carry-out from the internal ALU.

6  
LOGIC

**Pin Definitions (continued)**

Signal Name	I/O	Description
$\bar{C}$ , $\bar{P}$	O	The carry generate and the carry propagate outputs of the ALU, which may be used to perform a carry look-ahead operation over the 4 bits of the ALU.
OVR	O	Overflow. This signal is logically the exclusive-OR of the carry-in and the carry-out of the MSB of the ALU. This pin indicates that the result of the ALU operation has exceeded the capacity of the machine. It is valid only when the sign bits of the operands are identical (add) or opposite (subtract).
F = 0	O	Open collector output that goes HIGH if the data on the ALU outputs ( $F_0, 1, 2, 3$ ) are all LOW. It indicates that the result of an ALU operation is zero.
$F_3$	O	The most significant bit of the ALU output.

**Description of Architecture**
**General Description**

A block diagram of the CY7C901 is shown in *Figure 1*. The circuit is a 4-bit slice consisting of a register file (16 x 4 dual-port RAM), the ALU, the Q register, and the necessary control logic. It is expandable in 4-bit increments.

**RAM**

The RAM is addressed by two 4-bit address fields ( $A_0 - A_3, B_0 - B_3$ ) that cause the data to appear at the A or B (internal) ports. If the A and B addresses are the same, the data at the A and B ports will be identical.

New data is written into the RAM location specified by the B address when the RAM write enable (RAM EN) is active and clock input is LOW. Each of the four RAM inputs is driven by a 3-input multiplexer that allows the outputs of the ALU ( $F_0, 1, 2, 3$ ) to be shifted one bit position to the left, the right, or not to be shifted. The other inputs to the multiplexer are from the RAM<sub>3</sub> and RAM<sub>0</sub> I/O pins.

For a shift left (up) operation, the RAM<sub>3</sub> output buffer is enabled and the RAM<sub>0</sub> multiplexer input is enabled. For a shift right (down) operation the RAM<sub>0</sub> output buffer is enabled and the RAM<sub>3</sub> multiplexer input is enabled.

The data to be written into the RAM is applied to the D inputs of the CY7C901 and is passed (unchanged) through the ALU to the RAM location addressed by the B word address.

The outputs of the RAM A and B ports drive separate 4-bit latches that are enabled (follow the RAM data) when the clock is HIGH. The outputs of the A latches go to three multiplexers whose outputs drive the two inputs to the ALU ( $R_0, 1, 2, 3$ ) and ( $S_0, 1, 2, 3$ ) and the ( $Y_0, 1, 2, 3$ ) chip outputs.

**ALU (Arithmetic Logic Unit)**

The ALU can perform three arithmetic and five logical operations on two 4-bit input words, R and S. The R inputs are driven from four 2-input multiplexers whose inputs are from either the

(RAM) A-port or the external data (D) inputs. The S inputs are driven from four 3-input multiplexers whose inputs are from the A-port, the B-port, or the Q register. Both multiplexers are controlled by the  $I_0, 1, 2$  inputs as shown in *Table 1*. This configuration of multiplexers on the ALU R and S inputs enables the user to select eight pairs of combinations of A, B, D, Q, and "0" (unselected) inputs as 4-bit operands to the ALU. The logical and arithmetic operations performed by the ALU upon the data present at its R and S inputs are tabulated in *Table 2*. The ALU has a carry-in ( $C_n$ ) input, carry-propagate ( $\bar{P}$ ) output, carry-generate ( $\bar{C}$ ) output, carry-out ( $C_{n+4}$ ) and overflow (OVR) pins to enable the user to (1) speed up arithmetic operations by implementing carry look-ahead logic and (2) determine if an arithmetic overflow has occurred.

As shown in *Table 3*, the ALU data outputs ( $F_0, 1, 2, 3$ ) are routed to the RAM, the Q register inputs, and the Y outputs under control of the  $I_6, 7, 8$  control signal inputs. In addition, the MSB of the ALU is output as  $F_3$  so that the user can examine the sign bit without enabling the three-state outputs. The  $F = 0$  output, used for zero detection is HIGH when all bits of the F output are LOW. It is an open-drain output which may be wire ORed across multiple 7C901 processor slices.

**Q Register**

The Q register functions as an accumulator or temporary storage register. Physically it is a 4-bit register implemented with master-slave latches. The inputs to the Q register are driven by the outputs from four 3-input multiplexers under control of the  $I_6, 7, 8$  inputs. The Q<sub>0</sub> and Q<sub>3</sub> I/O pins function in a manner similar to the RAM<sub>0</sub> and RAM<sub>3</sub> pins. The other inputs to the multiplexer enable the contents of the Q register to be shifted up or down, or the outputs of the ALU to be entered into the master latches. Data is entered into the master latches when the clock is LOW and transferred from master to slave (output) when the clock changes from LOW to HIGH.

**ALU Source Operand and ALU Functions**

The ALU source operands and ALU function matrix is summarized in *Table 4* and separated by logic operation or arithmetic operation in *Tables 5* and *6*, respectively. The  $I_0, 1, 2$  lines select eight pairs of source operands and the  $I_3, 4, 5$  lines select the operation to be performed. The carry-in ( $C_n$ ) signal affects the arithmetic result and the internal flags; not the logical operations.

**Conventional Addition and Pass-Increment/Decrement**

When the carry-in is HIGH and either a conventional addition or a pass operation is performed, one (1) is added to the result. If the decrement operation is performed when the carry-in is LOW, the value of the operand is reduced by one. However, when the same operation is performed when the carry-in is HIGH, it nullifies the decrement operation so that the result is equivalent to the pass operation.

**Subtraction**

Recall that in two's complement integer coding  $-1$  is equal to all ones, and that in one's complement integer coding zero is equal to all ones. To convert a positive integer to its two's complement (negative) equivalent, invert (complement) the number and add 1 to it; i.e.,  $TWC = ONC + 1$ . In *Table 6* the symbol  $-Q$  represents the two's complement of Q so that the one's complement of Q is then  $-Q - 1$ .




Figure 1. CY7C901 Block Diagram

**Functional Tables**

**Table 1. ALU Source Operand Control**

Mnemonic	Micro Code				ALU Source Operands	
	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	Octal Code	R	S
AQ	L	L	L	0	A	Q
AB	L	L	H	1	A	B
ZQ	L	H	L	2	O	Q
ZB	L	H	H	3	O	B
ZA	H	L	L	4	O	A
DA	H	L	H	5	D	A
DQ	H	H	L	6	D	Q
DZ	H	H	H	7	D	O

**Table 2. ALU Function Control**

Mnemonic	Micro Code				ALU Function	Symbol
	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	Octal Code		
ADD	L	L	L	0	R Plus S	R + S
SUBR	L	L	H	1	S Minus R	S - R
SUBS	L	H	L	2	R Minus S	R - S
OR	L	H	H	3	R OR S	R ∨ S
AND	H	L	L	4	R AND S	R ∧ S
NOTRS	H	L	H	5	$\bar{R}$ AND S	$\bar{R} \wedge S$
XOR	H	H	L	6	R XOR S	R ∨ S
XNOR	H	H	H	7	R XNOR S	R ∇ S

**Table 3. ALU Destination Control**

Mnemonic	Micro Code				RAM Function		Q-Reg. Function		Y Output	RAM Shifter		Q Shifter	
	I <sub>8</sub>	I <sub>7</sub>	I <sub>6</sub>	Octal Code	Shift	Load	Shift	Load		RAM <sub>0</sub>	RAM <sub>3</sub>	Q <sub>0</sub>	Q <sub>3</sub>
QREG	L	L	L	0	X	None	None	F ↯ Q	F	X	X	X	X
NOP	L	L	H	1	X	None	X	None	F	X	X	X	X
RAMA	L	H	L	2	None	F ↯ B	X	None	A	X	X	X	X
RAMF	L	H	H	3	None	F ↯ B	X	None	F	X	X	X	X
RAMQD	H	L	L	4	DOWN	F/2 ↯ B	DOWN	Q/2 ↯ Q	F	F <sub>0</sub>	IN <sub>3</sub>	Q <sub>0</sub>	IN <sub>3</sub>
RAMD	H	L	H	5	DOWN	F/2 ↯ B	X	None	F	F <sub>0</sub>	IN <sub>3</sub>	Q <sub>0</sub>	X
RAMQU	H	H	L	6	UP	2F ↯ B	UP	2Q ↯ Q	F	IN <sub>0</sub>	F <sub>3</sub>	IN <sub>0</sub>	Q <sub>3</sub>
RAMU	H	H	H	7	UP	2F ↯ B	X	None	F	IN <sub>0</sub>	F <sub>3</sub>	X	Q <sub>3</sub>

X = Don't care. Electrically, the input shift pin is a TTL input internally connected to a three-state output that is in the high-impedance state.

A = Register addressed by A inputs.

B = Register addressed by B inputs.

UP is toward MSB, DOWN is toward LSB.

**Table 4. Source Operand and ALU Function Matrix**

Octal I <sub>543</sub>	I <sub>210</sub> Octal	0	1	2	3	4	5	6	7
	ALU Source ALU Function	A, Q	A, B	O, Q	O, B	O, A	D, A	D, Q	D, O
0	C <sub>n</sub> = L R plus S C <sub>n</sub> = H	A + Q	A + B	Q	B	A	D + A	D + Q	D
1	C <sub>n</sub> = L S minus R C <sub>n</sub> = H	A + Q + 1	A + B + 1	Q + 1	B + 1	A + 1	D + A + 1	D + Q + 1	D + 1
2	C <sub>n</sub> = L R minus S C <sub>n</sub> = H	Q - A - 1	B - A - 1	Q - 1	B - 1	A - 1	A - D - 1	Q - D - 1	- D - 1
3	RORS	Q - A	B - A	Q	B	A	A - D	Q - D	- D
4	RANDS	A - Q - 1	A - B - 1	- Q - 1	- B - 1	- A - 1	D - A - 1	D - Q - 1	D - 1
5	$\bar{R}$ ANDS	A - Q	A - B	- Q	- B	- A	D - A	D - Q	D
6	R XOR S	A ∨ Q	A ∨ B	Q	B	A	D ∨ A	D ∨ Q	D
7	R XNOR S	A ∇ Q	A ∇ B	$\bar{Q}$	$\bar{B}$	$\bar{A}$	D ∇ A	D ∇ Q	$\bar{D}$

+ = Plus; - = Minus; ∨ = OR; ∧ = AND; ∇ = XOR

Table 5. ALU Logic Mode Functions

Octal I <sub>543</sub> , I <sub>210</sub>	Group	Function
40	AND	$A \wedge Q$
41		$A \wedge B$
45		$D \wedge A$
46		$D \wedge Q$
30	OR	$A \vee Q$
31		$A \vee B$
35		$D \vee A$
36		$D \vee Q$
60	XOR	$A \nabla Q$
61		$A \nabla B$
65		$D \nabla A$
66		$D \nabla Q$
70	XNOR	$\overline{A \nabla Q}$
71		$\overline{A \nabla B}$
75		$\overline{D \nabla A}$
76		$\overline{D \nabla Q}$
72	INVERT	$\overline{Q}$
73		$\overline{B}$
74		$\overline{A}$
77		$\overline{D}$
62	PASS	Q
63		B
64		A
67		D
32	PASS	Q
33		B
34		A
37		D
42	"ZERO"	0
43		0
44		0
47		0
50	MASK	$\overline{A} \wedge Q$
51		$\overline{A} \wedge B$
55		$\overline{D} \wedge A$
56		$\overline{D} \wedge Q$

Table 6. ALU Arithmetic Mode Functions

Octal I <sub>543</sub> , I <sub>210</sub>	C <sub>n</sub> = 0 (LOW)		C <sub>n</sub> = 1 (HIGH)	
	Group	Function	Group	Function
00	ADD	A + Q	ADD plus one	A + Q + 1
01		A + B		A + B + 1
05		D + A		D + A + 1
06		D + Q		D + Q + 1
02	PASS	Q	Increment	Q + 1
03		B		B + 1
04		A		A + 1
07		D		D + 1
12	Decrement	Q - 1	PASS	Q
13		B - 1		B
14		A - 1		A
27		D - 1		D
22	1's Comp.	-Q - 1	2's Comp. (Negate)	-Q
23		-B - 1		-B
24		-A - 1		-A
17		-D - 1		-D
10	Subtract (1's Comp.)	Q - A - 1	Subtract (2's Comp.)	Q - A
11		B - A - 1		B - A
15		A - D - 1		A - D
16		Q - D - 1		Q - D
20		A - Q - 1		A - Q
21		A - B - 1		A - B
25		D - A - 1		D - A
26		D - Q - 1		D - Q

### Logic Functions for $\bar{G}$ , $\bar{P}$ , $C_n + 4$ , and OVR

The four signals  $\bar{G}$ ,  $\bar{P}$ ,  $C_n + 4$ , and OVR are designed to indicate carry and overflow conditions when the CY7C901 is in the add or subtract mode. Table 7 indicates the logic equations for these four signals for each of the eight ALU functions. The R and S inputs are the two inputs selected according to Table 1.

### Definitions (+ = OR)

$$\begin{aligned} P_0 &= R_0 + S_0 & G_0 &= R_0 S_0 \\ P_1 &= R_1 + S_1 & G_1 &= R_1 S_1 \\ P_2 &= R_2 + S_2 & G_2 &= R_2 S_2 \\ P_3 &= R_3 + S_3 & G_3 &= R_3 S_3 \\ C_4 &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 G_0 + P_3 P_2 P_1 P_0 C_n \\ C_3 &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n \end{aligned}$$

Table 7.  $\bar{G}$ ,  $\bar{P}$ ,  $C_n + 4$ , and OVR Logic Functions

$I_{543}$	Function	$\bar{P}$	$\bar{G}$	$C_n + 4$	OVR
0	R + S	$\bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{P}_0$	$\bar{G}_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$	$C_4$	$C_3 \vee C_4$
1	S - R	♦	Same as R + S equations, but substitute $\bar{R}_i$ for $R_i$ in definitions ♦		
2	R - S	♦	Same as R + S equations, but substitute $\bar{S}_i$ for $S_i$ in definitions ♦		
3	R ∨ S	LOW	$P_3 P_2 P_1 P_0$	$\bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{P}_0 + C_n$	$\bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{P}_0 + C_n$
4	R ∧ S	LOW	$\bar{G}_3 + \bar{G}_2 + \bar{G}_1 + \bar{G}_0$	$G_3 + G_2 + G_1 + G_0 + C_n$	$G_3 + G_2 + G_1 + G_0 + C_n$
5	$\bar{R} \wedge S$	LOW	♦	Same as R ∧ S equations, but substitute $\bar{R}_i$ for $R_i$ in definitions ♦	
6	$R \vee \bar{S}$	♦	Same as R ∨ S, but substitute $\bar{R}_i$ for $R_i$ in definitions ♦		
7	$\bar{R} \vee \bar{S}$	$G_3 + G_2 + G_1 + G_0$	$G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$	$\bar{G}_3 + P_3 \bar{G}_2 + P_3 P_2 \bar{G}_1 + P_3 P_2 P_1 \bar{G}_0 (G_0 + C_n)$	Note 2

Notes:



- $[P_2 + G_2 P_1 + \bar{G}_2 \bar{G}_1 \bar{P}_0 + \bar{G}_2 \bar{G}_1 \bar{G}_0 C_n] \vee [P_3 + \bar{G}_3 \bar{P}_2 + \bar{G}_3 \bar{G}_2 \bar{P}_1 + \bar{G}_3 \bar{G}_2 \bar{G}_1 \bar{P}_0 + \bar{G}_3 \bar{G}_2 \bar{G}_1 \bar{G}_0 C_n]$   
+ = OR

**Electrical Characteristics** Over Commercial and Military Operating Range<sup>[3, 4]</sup>

Parameters	Description	Test Conditions	Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 3.4 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 20 mA Commercial, 16 mA Military		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage		- 3.0	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> , V <sub>CC</sub> = Max.	- 10	10	μA
I <sub>OH</sub>	Output HIGH Current	V <sub>CC</sub> = Min., V <sub>OH</sub> = 2.4V	- 3.4		mA
I <sub>OL</sub>	Output LOW Current	V <sub>CC</sub> = Min., V <sub>OL</sub> = 0.4V	Commercial	20	mA
			Military	16	
I <sub>OZ</sub>	Output Leakage Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-40	+40	μA
I <sub>SC</sub>	Output Short Circuit Current <sup>[5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0V		- 85	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max.	Commercial -31	70	mA
			Commercial -23	80	
			Military -27, -32	90	
I <sub>CC1</sub>	Supply Current	V <sub>IH</sub> ≥ V <sub>CC</sub> - 1.2V, 10 MHz, V <sub>IL</sub> ≤ 0.4V	Commercial	26.5	mA
			Military	31	

**Capacitance<sup>[6]</sup>**

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	5	pF
C <sub>OUT</sub>	Output Capacitance		7	pF

**Output Loads used for AC Performance Characteristics<sup>[7, 8, 9]</sup>**

**All outputs except open drain**

**Open drain (F = 0)**
**Notes:**

- See the last page of this specification for Group A subgroup testing information.
- V<sub>CC</sub> Min. = 4.5V, V<sub>CC</sub> Max. = 5.5V
- Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- Tested initially and after any design or process changes that may affect these parameters.
- C<sub>L</sub> = 50 pF includes scope probe, wiring and stray capacitance.
- C<sub>L</sub> = 5 pF for output disable tests.
- Loads shown above are for commercial (20 mA) I<sub>OL</sub> specifications only.



**CY7C901-23 Commercial and CY7C901-27  
Military AC Performance Characteristics**





The tables below specify the guaranteed AC performance of these devices over the commercial (0°C to 70°C) and military (-55°C to +125°C) operating temperature range with  $V_{CC}$  varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See "Electrical Characteristics" for loading circuit information.

This data applies to parts with the following numbers:  
CY7C901-23PC CY7C901-23DC CY7C901-23LC  
CY7C901-27JC CY7C901-27DMB CY7C901-27LMB

**Combinatorial Propagation Delays ( $C_L = 50$  pF)<sup>[3, 10]</sup>**

To Output	Y		F <sub>3</sub>		C <sub>n</sub> + 4		G, P		F = 0		OVR		RAM <sub>0</sub>		Q <sub>0</sub>	
From Input	Y		F <sub>3</sub>		C <sub>n</sub> + 4		G, P		F = 0		OVR		RAM <sub>3</sub>		Q <sub>3</sub>	
Speed (ns)	23	27	23	27	23	27	23	27	23	27	23	27	23	27	23	27
A, B Address	30	33	30	33	30	33	28	33	30	33	30	33	30	33	—	—
D	21	24	20	23	20	23	20	21	24	25	21	24	22	25	—	—
C <sub>n</sub>	17	18	16	17	14	14	—	—	18	19	16	17	18	19	—	—
I <sub>0,1,2</sub>	26	28	25	27	24	26	24	28	25	29	24	27	25	27	—	—
I <sub>3,4,5</sub>	26	27	24	27	24	26	24	26	26	27	24	26	26	27	—	—
I <sub>6,7,8</sub>	16	18	—	—	—	—	—	—	—	—	—	—	21	21	21	21
A Bypass ALU (I = 2XX)	24	26	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Clock (LOW to HIGH)	24	27	23	26	23	26	23	25	24	27	24	26	24	27	19	20

**Set-Up and Hold Times Relative to Clock (CP) Input<sup>[3, 10, 11]</sup>**

	CP: 		CP: 		CP: 		CP: 	
	Set-Up Time Before H ↓ L		Hold Time After H ↓ L		Set-Up Time Before L ↓ H		Hold Time After L ↓ H	
Speed (ns)	23	27	23	27	23	27	23	27
A, B Source Address	10	12	0 (Note 12)		21, 10 + t <sub>PWL</sub> (Note 13)		0	
B Destination Address	10	12	↓ Do Not Change		↓ Do Not Change		0	
Data	—	—	—		16		0	
C <sub>n</sub>	—	—	—		13		0	
I <sub>012</sub>	—	—	—		19		0	
I <sub>345</sub>	—	—	—		19		0	
I <sub>678</sub>	7	9	↓ Do Not Change		↓ Do Not Change		0	
RAM <sub>0,3</sub> , Q <sub>0,3</sub>	—	—	—		9		0	

**Output Enable/Disable Times<sup>[2]</sup>**

Output disable tests performed with  $C_L = 5$  pF and measured to 0.5V change of output voltage level.

**Cycle Time and Clock Characteristics<sup>[2]</sup>**

CY7C901	-23	-27
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	23 ns	27 ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	43 MHz	37 MHz
Minimum Clock LOW Time	13 ns	15 ns
Minimum Clock HIGH Time	10 ns	12 ns
Minimum Clock Period	23 ns	27 ns

Device	Input	Output	Enable	Disable
CY7C901-23	OE	Y	14	16
CY7C901-27	OE	Y	16	18

**Notes:**

- A dash indicates a propagation delay path or set-up time constraint does not exist.
- Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change."
- Source addresses must be stable prior to the clock H ↓ L transition to allow time to access the source data before the latches close. The A address may then be changed. The B address can be changed if it is not

- A destination; i.e., if data is not being written back into the RAM. Normally A and B are not changed during the clock LOW time.
- The set-up time prior to the clock L ↓ H transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock L ↓ H transition, regardless of when the clock H ↓ L transition occurs.

**CY7C901–31 Commercial and CY7C901–32 Military AC Performance Characteristics**

The tables below specify the guaranteed AC performance of these devices over the commercial (0°C to 70°C) and military (–55°C to +125°C) operating temperature range with  $V_{CC}$  varying from 4.5V to 5.5V. All times are in nanoseconds and are measured between the 1.5V signal levels. The inputs switch between 0V and 3V with signal transition rates of 1V per nanosecond. All outputs have maximum DC current loads. See “Electrical Characteristics” for loading circuit information.

This data applies to parts with the following numbers:  
 CY7C901–31PC CY7C901–31DC CY7C901–31LC  
 CY7C901–31JC CY7C901–32DMB CY7C901–32LMB

**Combinatorial Propagation Delays ( $C_L = 50$  pF)<sup>[3, 10]</sup>**



To Output	Y		F <sub>3</sub>		C <sub>n+4</sub>		G, P		F = 0		OVR		RAM <sub>0</sub>		Q <sub>0</sub>	
From Input	Y		F <sub>3</sub>		C <sub>n+4</sub>		G, P		F = 0		OVR		RAM <sub>3</sub>		Q <sub>3</sub>	
Speed (ns)	31	32	31	32	31	32	31	32	31	32	31	32	31	32	31	32
A, B Address	40	48	40	48	40	48	37	44	40	48	40	48	40	48	—	—
D	30	37	30	37	30	37	30	34	38	40	30	37	30	37	—	—
C <sub>n</sub>	22	25	22	25	20	21	—	—	25	28	22	25	25	28	—	—
I <sub>012</sub>	35	40	35	40	35	40	37	44	37	44	35	40	35	40	—	—
I <sub>345</sub>	35	40	35	40	35	40	35	40	38	40	35	40	35	40	—	—
I <sub>678</sub>	25	29	—	—	—	—	—	—	—	—	—	—	26	29	26	29
A Bypass ALU (I = 2XX)	35	40	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Clock (LOW to HIGH)	35	40	35	40	35	40	35	40	35	40	35	40	35	40	28	33

**Cycle Time and Clock Characteristics<sup>[2]</sup>**

CY7C901	–31	–32
Read-Modify-Write Cycle (from selection of A, B registers to end of cycle)	31 ns	32 ns
Maximum Clock Frequency to shift Q (50% duty cycle, I = 432 or 632)	32 MHz	31 MHz
Minimum Clock LOW Time	16 ns	17 ns
Minimum Clock HIGH Time	15 ns	15 ns
Minimum Clock Period	31 ns	32 ns

For faster performance see CY7C901–23 specification on page 9.

**6**  
**LOGIC**
**Set-Up and Hold Times Relative to Clock (CP) Input<sup>[3, 10, 11]</sup>**

	CP: 		
	Set-Up Time Before H ↓ L	Hold Time After H ↓ L	Set-Up Time Before L ↓ H
A, B Source Address	15	0 (Note 12)	30, 15 + t <sub>pWL</sub> (Note 13)
B Destination Address	15	Do Not Change	0
D	—	—	25
C <sub>n</sub>	—	—	20
I <sub>012</sub>	—	—	30
I <sub>345</sub>	—	—	30
I <sub>678</sub>	10	Do Not Change	0
RAM <sub>0, 3</sub> , Q <sub>0, 3</sub>	—	—	12


**Output Enable/Disable Times<sup>[2]</sup>**

Output disable tests performed with  $C_L = 5$  pF and measured to 0.5V change of output voltage level.

Device	Input	Output	Enable	Disable
CY7C901–31	$\overline{OE}$	Y	23	23
CY7C901–32	$\overline{OE}$	Y	25	25

### Minimum Cycle Time Calculations for 16-Bit Systems

Speed used in calculations for parts other than CY7C901 are representative for MSI parts.




Pipelined System, Add without Simultaneous Shift

7C901-7

Data Loop			Control Loop		
CY7C245	Clock to Output	12	CY7C245	Clock to Output	12
CY7C901	A, B to $\bar{G}$ , $\bar{P}$	28	MUX	Select to Output	12
Carry Logic	$\bar{G}_0, \bar{P}_0$ to $C_n + z$	9	CY7C901	CC to Output	22
CY7C901	$C_n$ to Worst Case	18	CY7C245	Access Time	20
Register	Set-Up	4			$\overline{66}$ ns
		$\overline{71}$ ns			

Minimum Clock Period = 71 ns











Pipelined System, Simultaneous Add and Shift Down (RIGHT)

7C901-8

Data Loop			Control Loop		
CY7C245	Clock to Output	12	CY7C245	Clock to Output	12
CY7C901	A, B to $\bar{G}$ , $\bar{P}$	28	MUX	Select to Output	12
Carry Logic	$\bar{G}_0, \bar{P}_0$ to $C_n + z$	9	CY7C901	CC to Output	22
CY7C901	$C_n$ to Worst Case	18	CY7C245	Access Time	20
XOR and MUX	Prop. Delay, Select to Output	20			$\overline{66}$ ns
CY7C901	RAM <sub>3</sub> Setup	9			
		$\overline{96}$ ns			

Minimum Clock Period = 96 ns

Typical DC and AC Characteristics



7C901-9

### Ordering Information

Read-Modify-Write Cycle (ns)	Ordering Code	Package Type	Operating Range
23	CY7C901-23DC	D18	Commercial
	CY7C901-23JC	J67	
	CY7C901-23LC	L67	
	CY7C901-23PC	P17	
27	CY7C901-27DMB	D18	Military
	CY7C901-27LMB	L67	
31	CY7C901-31DC	D18	Commercial
	CY7C901-31JC	J67	
	CY7C901-31LC	L67	
	CY7C901-31PC	P17	
32	CY7C901-32DMB	D18	Military
	CY7C901-32LMB	L67	

### MILITARY SPECIFICATIONS

#### Group A Subgroup Testing

#### DC Characteristics

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL Max.</sub>	1, 2, 3
I <sub>X</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>sc</sub>	1, 2, 3
I <sub>cc</sub>	1, 2, 3
I <sub>cc1</sub>	1, 2, 3

#### Cycle Time and Clock Characteristics

Parameters	Subgroups
Minimum Clock LOW Time	7, 8, 9, 10, 11
Minimum Clock HIGH Time	7, 8, 9, 10, 11

#### Combinational Propagation Delays

Parameters	Subgroups
From A, B Address to Y	7, 8, 9, 10, 11
From A, B Address to F <sub>3</sub>	7, 8, 9, 10, 11
From A, B Address to C <sub>n+4</sub>	7, 8, 9, 10, 11
From A, B Address to $\overline{G}, \overline{P}$	7, 8, 9, 10, 11
From A, B Address to F = 0	7, 8, 9, 10, 11
From A, B Address to OVR	7, 8, 9, 10, 11
From A, B Address to RAM <sub>0,3</sub>	7, 8, 9, 10, 11
From D to Y	7, 8, 9, 10, 11
From D to F <sub>3</sub>	7, 8, 9, 10, 11
From D to C <sub>n+4</sub>	7, 8, 9, 10, 11
From D to $\overline{G}, \overline{P}$	7, 8, 9, 10, 11
From D to F = 0	7, 8, 9, 10, 11
From D to OVR	7, 8, 9, 10, 11
From D to RAM <sub>0,3</sub>	7, 8, 9, 10, 11
From C <sub>n</sub> to Y	7, 8, 9, 10, 11
From C <sub>n</sub> to F <sub>3</sub>	7, 8, 9, 10, 11
From C <sub>n</sub> to C <sub>n+4</sub>	7, 8, 9, 10, 11
From C <sub>n</sub> to F = 0	7, 8, 9, 10, 11
From C <sub>n</sub> to OVR	7, 8, 9, 10, 11
From C <sub>n</sub> to RAM <sub>0,3</sub>	7, 8, 9, 10, 11
From I <sub>012</sub> to Y	7, 8, 9, 10, 11
From I <sub>012</sub> to F <sub>3</sub>	7, 8, 9, 10, 11
From I <sub>012</sub> to C <sub>n+4</sub>	7, 8, 9, 10, 11
From I <sub>012</sub> to $\overline{G}, \overline{P}$	7, 8, 9, 10, 11
From I <sub>012</sub> to F = 0	7, 8, 9, 10, 11
From I <sub>012</sub> to OVR	7, 8, 9, 10, 11
From I <sub>012</sub> to RAM <sub>0,3</sub>	7, 8, 9, 10, 11

**Combinational Propagation Delays (continued)**

Parameters	Subgroups
From I <sub>345</sub> to Y	7, 8, 9, 10, 11
From I <sub>345</sub> to F <sub>3</sub>	7, 8, 9, 10, 11
From I <sub>345</sub> to C <sub>n+4</sub>	7, 8, 9, 10, 11
From I <sub>345</sub> to $\overline{G}$ , $\overline{P}$	7, 8, 9, 10, 11
From I <sub>345</sub> to F = 0	7, 8, 9, 10, 11
From I <sub>345</sub> to OVR	7, 8, 9, 10, 11
From I <sub>345</sub> to RAM <sub>0,3</sub>	7, 8, 9, 10, 11
From I <sub>678</sub> to Y	7, 8, 9, 10, 11
From I <sub>678</sub> to RAM <sub>0,3</sub>	7, 8, 9, 10, 11
From I <sub>678</sub> to Q <sub>0,3</sub>	7, 8, 9, 10, 11
From A Bypass ALU to Y (I = 2XX)	7, 8, 9, 10, 11
From Clock LOW to HIGH to Y	7, 8, 9, 10, 11
From Clock LOW to HIGH to F <sub>3</sub>	7, 8, 9, 10, 11
From Clock LOW to HIGH to C <sub>n+4</sub>	7, 8, 9, 10, 11
From Clock LOW to HIGH to $\overline{G}$ , $\overline{P}$	7, 8, 9, 10, 11
From Clock LOW to HIGH to F = 0	7, 8, 9, 10, 11
From Clock LOW to HIGH to OVR	7, 8, 9, 10, 11
From Clock LOW to HIGH to RAM <sub>0,3</sub>	7, 8, 9, 10, 11
From Clock LOW to HIGH to Q <sub>0,3</sub>	7, 8, 9, 10, 11

**Set-Up and Hold Times Relative to Clock (CP) Input**

Parameters	Subgroups
A, B Source Address Set-Up Time Before H $\uparrow$ L	7, 8, 9, 10, 11
A, B Source Address Hold Time After H $\uparrow$ L	7, 8, 9, 10, 11
A, B Source Address Set-Up Time Before L $\uparrow$ H	7, 8, 9, 10, 11
A, B Source Address Hold Time After L $\uparrow$ H	7, 8, 9, 10, 11
B Destination Address Set-Up Time Before H $\uparrow$ L	7, 8, 9, 10, 11
B Destination Address Hold Time After H $\uparrow$ L	7, 8, 9, 10, 11
B Destination Address Set-Up Time Before L $\uparrow$ H	7, 8, 9, 10, 11
B Destination Address Hold Time After L $\uparrow$ H	7, 8, 9, 10, 11
D Set-Up Time Before L $\uparrow$ H	7, 8, 9, 10, 11
D Hold Time After L $\uparrow$ H	7, 8, 9, 10, 11
C <sub>n</sub> Set-Up Time Before L $\uparrow$ H	7, 8, 9, 10, 11
C <sub>n</sub> Hold Time After L $\uparrow$ H	7, 8, 9, 10, 11
I <sub>012</sub> Set-Up Time Before L $\uparrow$ H	7, 8, 9, 10, 11
I <sub>012</sub> Hold Time After L $\uparrow$ H	7, 8, 9, 10, 11
I <sub>345</sub> Set-Up Time Before L $\uparrow$ H	7, 8, 9, 10, 11
I <sub>345</sub> Hold Time After L $\uparrow$ H	7, 8, 9, 10, 11
I <sub>678</sub> Set-Up Time Before H $\uparrow$ L	7, 8, 9, 10, 11
I <sub>678</sub> Hold Time After H $\uparrow$ L	7, 8, 9, 10, 11
I <sub>678</sub> Set-Up Time Before L $\uparrow$ H	7, 8, 9, 10, 11
I <sub>678</sub> Hold Time After L $\uparrow$ H	7, 8, 9, 10, 11
RAM <sub>0</sub> , RAM <sub>3</sub> , Q <sub>0</sub> , Q <sub>3</sub> Set-Up Time Before L $\uparrow$ H	7, 8, 9, 10, 11
RAM <sub>0</sub> , RAM <sub>3</sub> , Q <sub>0</sub> , Q <sub>3</sub> Hold Time After L $\uparrow$ H	7, 8, 9, 10, 11

Document #: 38-00021-B