











PCM2903C

SBFS038A - JUNE 2012-REVISED SEPTEMBER 2015

PCM2903C Stereo Audio Codec With USB Interface, Single-Ended Analog Input/Output, and S/PDIF

Features

- On-Chip USB Interface:
 - With Full-Speed Transceivers
 - Fully Compliant With USB 2.0 Specification
 - Certified by USB-IF
 - USB Adaptive Mode for Playback
 - USB Asynchronous Mode for Record
 - Self-Powered
- 16-Bit Delta-Sigma ADC and DAC
- Sampling Rates:
 - DAC: 32, 44.1, 48 kHz
 - ADC: 8, 11.025, 16, 22.05, 32, 44.1, 48 kHz
- On-Chip Clock Generator With Single 12-MHz Clock Source
- S/PDIF Input/Output
- Single Power Supply:
 - 3.3 V Typical
- Stereo ADC:
 - Analog Performance at V_{CCC} = V_{CCP1} = V_{CCP2} $= V_{CCX} = V_{DD} = 3.3 \text{ V}$:
 - THD+N = 0.01%
 - SNR = 89 dB
 - Dynamic Range = 89 dB
 - Decimation Digital Filter:
 - Passband Ripple = ±0.05 dB
 - Stop-Band Attenuation = –65 dB
 - Single-Ended Voltage Input
 - Antialiasing Filter Included
 - Digital HPF Included
- Stereo DAC:
 - Analog Performance at V_{CCC} = V_{CCP1} = V_{CCP2} $= V_{CCX} = V_{DD} = 3.3 \text{ V}$:
 - THD+N = 0.005%

- SNR = 96 dB
- Dynamic Range = 93 dB
- Oversampling Digital Filter:
 - Passband Ripple = ±0.1 dB
 - Stop-Band Attenuation = -43 dB
- Single-Ended Voltage Output
- Analog LPF Included
- Multifunctions:
 - Human Interface Device (HID) Function:
 - Volume and Mute Controls
 - Suspend Flag Function
- 28-Pin SSOP Package

2 Applications

- USB Audio Speaker
- **USB** Headset
- **USB** Monitor
- USB Audio Interface Box

3 Description

The PCM2903C is TI's single-chip, USB, stereo audio codec with a USB-compliant full-speed protocol controller and S/PDIF. The USB protocol controller requires no software code. The PCM2903C employs SpAct™ architecture, TI's unique system that recovers the audio clock from USB packet data. Onchip analog PLLs with SpAct enable playback and record with low clock jitter, as well as independent playback and record sampling rates.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
PCM2903C	SSOP (28)	10.20 mm × 5.30 mm

(1) For all available packages, see the orderable addendum at the end of the datas heet.

Simplified Diagram






Table of Contents

1	Features 1		9.3 Feature Description	
2	Applications 1		9.4 Device Functional Modes	18
3	Description 1		9.5 Programming	18
4	Revision History	10	Application and Implementation	24
5	Device Comparison Table3		10.1 Application Information	2
6	Pin Configuration and Functions 4		10.2 Typical Application	2
7	Specifications	11	Power Supply Recommendations	20
′	-	12	Layout	20
	7.1 Absolute Maximum Ratings		12.1 Layout Guidelines	
	7.2 ESD Ratings		12.2 Layout Example	
	7.4 Thermal Information	13	Device and Documentation Support	
	7.5 Electrical Characteristics		13.1 Documentation Support	
	7.6 Typical Characteristics		13.2 Community Resources	
0			13.3 Trademarks	
8	Parameter Measurement Information		13.4 Electrostatic Discharge Caution	
9	Detailed Description		13.5 Glossary	
	9.1 Overview	14		
	9.2 Functional Block Diagram		Information	2 ⁻

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (June 2011) to Revision A

Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section




5 Device Comparison Table

	PCM2900C	PCM2902C	PCM2903C	PCM2906C
Supply Voltage	5 V (Bus-Powered)	5 V (Bus-Powered)	3.3 V (Self-Powered)	5 V (Bus-Powered)
Additional Features	_	S/PDIF I/O	S/PDIF I/O	S/PDIF I/O 500 mA Max Power Configuration



6 Pin Configuration and Functions

DB Package 28-Pin SSOP Top View



Pin Functions

PIN					
NAME	NO.	I/O	DESCRIPTION		
AGNDC	11	_	alog ground for codec		
AGNDP	18	_	Analog ground for PLL		
AGNDX	22	_	Analog ground for oscillator		
D-	2	I/O	USB differential input/output minus ⁽¹⁾		
D+	1	I/O	USB differential input/output plus ⁽¹⁾		
DGND	26	-	Digital ground		
DGNDU	4	-	Digital ground for USB transceiver		
DIN	24	I	S/PDIF input (2)		
DOUT	25	0	S/PDIF output		
HID0	5	I	HID key state input (mute), active-high (3)		
HID1	6	I	HID key state input (volume up), active-high ⁽³⁾		
HID2	7	I	HID key state input (volume down), active-high ⁽³⁾		
SEL0	8	I	Must be set to high ⁽⁴⁾		
SEL1	9	I	Connected to the USB port of V _{BUS} ⁽⁴⁾		
SSPND	28	0	Suspend flag, active-low (Low: suspend, High: operational)		
V_{BUS}	3	-	Must be connected to V _{DD}		
V _{CCC}	10	-	Analog power supply for codec ⁽⁵⁾		
V _{CCP1}	17	-	Analog power supply for PLL (5)		
V _{CCP2}	19	-	Analog power supply for PLL (5)		
V _{CCX}	23	-	Analog power supply for oscillator ⁽⁵⁾		
V_{COM}	14	-	Common for ADC/DAC (V _{CCC} /2) ⁽⁵⁾		
V_{DD}	27	_	Digital power supply ⁽⁵⁾		
$V_{IN}L$	12	I	ADC analog input for L-channel		
$V_{IN}R$	13	I	NDC analog input for R-channel		
V _{OUT} L	16	0	DAC analog output for L-channel		
V _{OUT} R	15	0	DAC analog output for R-channel		
XTI	21	I	Crystal oscillator input ⁽⁶⁾		
XTO	20	0	Crystal oscillator output		

- LV-TTL level
- (2) 3.3-V CMOS-level input with internal pulldown, 5-V tolerant.
- (3) 3.3-V CMOS-level input with internal pulldown. This pin informs the PC of serviceable control signals such as mute, volume up, or volume down, which have no direct connection with the internal DAC or ADC. See the *Interface Number 3* and *End-Points* sections.
- (4) TTL Schmitt trigger, 5-V tolerant.
- (5) Connect a decoupling capacitor to GND.
- (6) 3.3-V CMOS-level input.

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). (1)

		MIN	MAX	UNIT
Supply voltage	e, V _{CCC} , V _{CCP1} , V _{CCP2} , V _{CCX} , V _{DD}	-0.3	4	V
Supply voltage	e differences, V _{CCC} , V _{CCP1} , V _{CCP2} , V _{CCX} , V _{DD}		±0.1	V
Ground voltag	e differences, AGNDC, AGNDP, AGNDX, DGND, DGNDU		±0.1	V
Digital input	SEL0, SEL1, DIN	-0.3	6.5	V
voltage	D+, D-, HID0, HID1, HID2, XTI, XTO, DOUT, SSPND	-0.3	$(V_{DD} + 0.3) < 4$	V
Analog input v	voltage V _{IN} L, V _{IN} R, V _{COM} , V _{OUT} R, V _{OUT} L	-0.3	$(V_{CCC} + 0.3) < 4$	V
Input current (any pins except supplies)		±10	mA
Ambient temp	erature under bias	-40	125	°C
Junction temp	erature T _J		150	°C
Lead tempera	ture (soldering, 5 s)		260	°C
Package temp	perature (IR reflow, peak)		250	°C
Storage tempe	erature, T _{stg}	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage	3	3.3	3.6	V	
Supply current	ADC, DAC operation		54	70	mA
	USB suspend state		250		μΑ
Ambient temperature	0	25	85	°C	

7.4 Thermal Information

		PCM2903C	
	THERMAL METRIC ⁽¹⁾	DB (SSOP)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	24.5	°C/W
R _{0JB}	Junction-to-board thermal resistance	25.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	25	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

All specifications at $T_A = 25^{\circ}\text{C}$, $V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCX} = V_{DD} = 3.3 \text{ V}$, $f_S = 44.1 \text{ kHz}$, $f_{IN} = 1 \text{ kHz}$, 16-bit data, unless otherwise noted.

otherwis	se noted.						
	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL	L INPUT/OUTPUT						
	Host interface		Apply USB Revision 2.0, full speed				
	Audio data format	İ	USB isochronous data format				
INPUT L	OGIC		-				
		D+, D-		2		V_{DD}	VDC
V _{IH}	High-level input	XTI, HID0, HID1, and HID2		0.7 V _{DD}		V_{DD}	
	voltage	SEL0, SEL1		2		5.25	
		DIN		0.7 V _{DD}		5.25	
		D+, D-				0.8	
V_{IL}	Low-level input	XTI, HID0, HID1, and HID2				0.3 V _{DD}	VDC
IL.	voltage	SEL0, SEL1				0.8	
		DIN				0.3 V _{DD}	
	High-level input	D+, D-, XTI, SEL0, SEL1	V _{IN} = 3.3 V			±10	
I _{IH}	current	HID0, HID1, and HID2	V _{IN} = 3.3 V		50	80	μΑ
		DIN	V _{IN} = 3.3 V		65	100	
	Low-level input current	D+, D-, XTI, SEL0, SEL1	V _{IN} = 0 V			±10	
I _{IL}		HID0, HID1, and HID2	V _{IN} = 0 V			±10	μΑ
		DIN	V _{IN} = 0 V			±10	
OUTPU	T LOGIC	I.	,	1			
		D+, D-		2.8			
V _{OH}	High-level output	DOUT	I _{OH} = -4 mA	2.8			VDC
	voltage	SSPND	I _{OH} = -2 mA	2.8			1
		D+, D-				0.3	
V _{OL}	Low-level output	DOUT	I _{OL} = 4 mA			0.5	VDC
OL.	voltage	SSPND	I _{OL} = 2 mA			0.5	
CLOCK	FREQUENCY		OL .	1			
	Input clock freque	ncv. XTI		11.994	12	12.006	MHz
ADC CH	IARACTERISTICS			II.			
	Resolution				8, 16		Bits
	Audio data chann	el			1, 2		Channel
ADC CL	OCK FREQUENCY			<u> </u>	-,-		
f _S	Sampling frequen			8, 11.025, 16	S. 22.05. 32. 4	14.1. 48	kHz
	CACCURACY			, , , , , , ,	,,		
		hannel-to-channel			±1	±5	% of FSR
	Gain error				±2	±10	% of FSR
	Bipolar zero error				±0		% of FSR
ADC DY	NAMIC PERFORM	ANCE ⁽¹⁾	1	II.			
			$V_{IN} = -1 \text{ dB}$		0.01%	0.02%	
THD+N	Total harmonic dis	stortion plus noise	$V_{IN} = -60 \text{ dB}$		5%		
			1	1			

f_{IN} = 1 kHz, using a System Two[™] audio measurement system by Audio Precision[™] in RMS mode with a 20-kHz LPF and 400-Hz HPF in the calculation.



Electrical Characteristics (continued)

All specifications at $T_A = 25^{\circ}C$, $V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCX} = V_{DD} = 3.3 \text{ V}$, $f_S = 44.1 \text{ kHz}$, $f_{IN} = 1 \text{ kHz}$, 16-bit data, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Dynamic range	A-weighted	81	89		dB
SNR	Signal-to-noise ratio	A-weighted	81	89		dB
	Channel separation		80	85		dB
ANALO	G INPUT					1
	Input voltage			0.6 V _{CCC}		V_{PP}
	Center voltage			0.5 V _{CCC}		V
	Input impedance			30		kΩ
		–3 dB		150		kHz
	Antialising filter frequency response	f _{IN} = 20 kHz		-0.08		dB
ADC DI	GITAL FILTER PERFORMANCE	1 ""	1			
	Passband				0.454 f _S	Hz
	Stop band		0.583 f _S			Hz
	Passband ripple				±0.05	dB
	Stop-band attenuation		-65			dB
t _d	Delay time			17.4/f _S		S
	HPF frequency response	–3 dB	0.0	078 f _S /1000		Hz
DAC CH	IARACTERISTICS					
	Resolution			8, 16		Bits
	Audio data channel			1, 2		Channel
DAC CL	OCK FREQUENCY		1			1
f _S	Sampling frequencies		33	2, 44.1, 48		kHz
DAC DO	CACCURACY					
	Gain mismatch channel-to-channel			±1	±5	% of FSR
	Gain error			<u>+2</u>	±10	% of FSR
	Bipolar zero error			±2		% of FSR
DAC DY	NAMIC PERFORMANCE (2)		•			•
TUD	Total harmania distantian alva asias	V _{OUT} = 0 dB		0.005%	0.016%	
I HD+N	Total harmonic distortion plus noise	$V_{OUT} = -60 \text{ dB}$		3%		
	Dynamic range	EIAJ, A-weighted	87	93		dB
SNR	Signal-to-noise ratio	EIAJ, A-weighted	90	96		dB
	Channel separation		86	92		dB
ANALO	G OUTPUT					
V _O	Output voltage			$0.6 V_{CCC}$		V_{PP}
	Center voltage			$0.5 \ V_{CCC}$		V
	Load impedance	AC coupling	10			kΩ
	LPF frequency response	–3 dB		250		kHz
	LF1 frequency response	f = 20 kHz		-0.03		dB
DAC DI	GITAL FILTER PERFORMANCE					
	Passband				0.445 f _S	Hz
-	Stop band		0.555 f _S			Hz
	Passband ripple				±0.1	dB
	Stop-band attenuation		-43			dB

(2) $f_{OUT} = 1$ kHz, using a System Two audio measurement system by Audio Precision in RMS mode with a 20-kHz LPF and 400-Hz HPF.



Electrical Characteristics (continued)

All specifications at $T_A = 25^{\circ}\text{C}$, $V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCX} = V_{DD} = 3.3 \text{ V}$, $f_S = 44.1 \text{ kHz}$, $f_{IN} = 1 \text{ kHz}$, 16-bit data, unless otherwise noted.

otherwise noted.						
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Delay time			14.3/f _S		s	
R-SUPPLY REQUIREMENTS	•	•		•		
Voltage range		3	3.3	3.6	VDC	
Cumply gurrant	ADC, DAC operation		54	70	mA	
Supply current	Suspend mode (3)		250		μΑ	
Davies discination	ADC, DAC operation		178	252	mW	
Power dissipation	Suspend mode (3)		0.83		mW	
RATURE RANGE						
Operating temperature range		-25		85	°C	
	PARAMETER Delay time R-SUPPLY REQUIREMENTS Voltage range Supply current Power dissipation RATURE RANGE	PARAMETER Delay time R-SUPPLY REQUIREMENTS Voltage range Supply current Supply current Power dissipation RATURE RANGE TEST CONDITIONS TEST CONDITIONS TEST CONDITIONS ADC, DAC operation Suspend mode (3) ADC, DAC operation Suspend mode (3)	PARAMETER Delay time R-SUPPLY REQUIREMENTS Voltage range ADC, DAC operation Suspend mode (3) PARAMETER TEST CONDITIONS MIN TYP Delay time 14.3/f _S R-SUPPLY REQUIREMENTS Voltage range 3 3.3 Supply current ADC, DAC operation Suspend mode (3) 250 Power dissipation ADC, DAC operation Suspend mode (3) 178 Suspend mode (3) 0.83 RATURE RANGE	PARAMETER TEST CONDITIONS MIN TYP MAX Delay time 14.3/f _S R-SUPPLY REQUIREMENTS Voltage range 3 3.3 3.6 Supply current 54 70 Suspend mode (3) 250 Power dissipation 178 252 Suspend mode (3) 0.83 RATURE RANGE		

⁽³⁾ Under USB suspend state.

Submit Documentation Feedback


Copyright © 2012–2015, Texas Instruments Incorporated



7.6 Typical Characteristics

7.6.1 Typical Characteristics: ADC

All specifications at $T_A = +25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.




Copyright © 2012-2015, Texas Instruments Incorporated



7.6.2 Typical Characteristics: DAC

All specifications at $T_A = +25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.




Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated




7.6.3 Typical Characteristics: ADC Output Spectrum

All specifications at $T_A = 25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.



7.6.4 Typical Characteristics: DAC Output Spectrum


All specifications at $T_A = 25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.






7.6.5 Typical Characteristics: Supply Current

All specifications at $T_A = 25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.



7.6.6 Typical Characteristics: ADC Digital Decimation Filter Frequency Response


All specifications at $T_A = 25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.






Typical Characteristics: ADC Digital Decimation Filter Frequency Response (continued)


All specifications at $T_A = 25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.






7.6.7 Typical Characteristics: ADC Digital High-Pass Filter Frequency Response

All specifications at $T_A = 25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.









7.6.8 Typical Characteristics: ADC Analog Antialiasing Filter Frequency Response

All specifications at $T_A = 25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.



7.6.9 Typical Characteristics: DAC Digital Interpolation Filter Frequency Response

All specifications at $T_A = 25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.




Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated




7.6.10 Typical Characteristics: DAC Analog Fir Filter Frequency Response

All specifications at $T_A = 25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.



7.6.11 Typical Characteristics: DAC Analog Low-Pass Filter Frequency Response

All specifications at $T_A = 25$ °C, $V_{DD} = V_{CCC} = V_{CCP1} = V_{CCP2} = V_{CCx} = 3.3$ V, $f_s = 44.1$ kHz, $f_{IN} = 1$ kHz, 16-bit data, unless otherwise noted.



8 Parameter Measurement Information

All parameters are measured according to the conditions described in the *Specifications* section.



9 Detailed Description

9.1 Overview

The PCM2903C is an audio codec with USB connection capability and a digital S/PDIF digital interface. The PCM2903C is a self-powered device; it needs an external 3.3V voltage source. The PCM2903C meet the requirements of USB1.1 standard connection. This device has analog and digital inputs and outputs; it has a digital S/PDIF interface for input and output data. The PCM2903C has 3 external interrupts (HID) which control the Mute, Volume Up and Volume Down, these control inputs are active High. The PCM2903C requires a 12MHz clock; it can be provided by an external clock or generated by a built-in crystal resonator.

9.2 Functional Block Diagram




Figure 34. Block Diagram of Analog Front-End (Right Channel)



9.3 Feature Description

9.3.1 End-Points

The PCM2903C has the following four end-points:

- Control end-point (EP number 0)
- Isochronous-out audio data stream end-point (EP number 2)
- Isochronous-in audio data stream end-point (EP number 4)
- HID end-point (EP number 5)

The control end-point is a default end-point. The control end-point is used to control all functions of the PCM2903C by the standard USB request and an USB audio class specific request from the host. The isochronous-out audio data stream end-point is an audio sink end-point, which receives the PCM audio data. The isochronous-out audio data stream end-point accepts the adaptive transfer mode. The isochronous-in audio data stream end-point is an audio source end-point that transmits the PCM audio data. The isochronous-in audio data stream end-point uses asynchronous transfer mode. The HID end-point is an interrupt-in end-point. HID end-point reports HID0, HID1, and HID2 pin status every 32 ms.

The human interface device (HID) pins are defined as consumer control devices. The HID function is designed as an independent end-point from both isochronous-in and -out end-points. Therefore, the result obtained from the HID operation depends on the host software. Typically, the HID function is used as the primary audio-out device.

9.3.2 Clock and Reset

The PCM2903C requires a 12-MHz (± 500 ppm) clock for the USB and audio function, which can be generated by a built-in crystal oscillator with a 12-MHz crystal resonator or supplied by an external clock. The 12-MHz crystal resonator must be connected to XTI (pin 21) and XTO (pin 20) with one high ($1-M\Omega$) resistor and two small capacitors, the capacitance of which depends on the load capacitance of the crystal resonator. If the external clock is used, the clock must be supplied to XTI, and XTO must be open.

The PCM2903C has an internal power-on reset circuit, which triggers automatically when V_{DD} (pin 27) exceeds 2.5 V typical (2.7 V to 2.2 V). Approximately 700 μ s is required until internal reset release.

9.3.3 Digital Audio Interface

The PCM2903C employs both S/PDIF input and output. Isochronous-out data from the host are encoded to the S/PDIF output and the DAC analog output. Input data are selected as either S/PDIF or ADC analog input. When the device detects an S/PDIF input and successfully locks on the received data, the isochronous-in transfer data source is automatically selected from S/PDIF itself; otherwise, the data source selected is the ADC analog input.

This feature is a customer option. It is the responsibility of the user to implement this feature.

9.3.4 Supported Input/Output Data

The following data formats are accepted by the S/PDIF input and output. All other data formats are unable to use S/PDIF.

- 48-kHz 16-bit stereo
- 44.1-kHz 16-bit stereo
- 32-kHz 16-bit stereo

Any mismatch of the sampling rate between the input S/PDIF signal and the host command is not acceptable. Any mismatch of the data format between the input S/PDIF signal and the host command may cause unexpected results, with the following exceptions:

- · Recording in monaural format from stereo data input at the same data rate
- Recording in 8-bit format from 16-bit data input at the same data rate

A combination of these two conditions is not acceptable.

For playback, all possible data-rate sources are converted to 16-bit stereo format at the same source data rate.



Feature Description (continued)

9.3.5 Channel Status Information

The channel status information is fixed as consumer application, PCM mode, copyright, and digital/digital converter. All other bits are fixed as 0's except for the sample frequency, which is set automatically according to the data received through the USB.

9.3.6 Copyright Management

Isochronous-in data are affected by the serial copy management system (SCMS). When the control bit indicates that the received digital audio data are original, the input digital audio data are transferred to the host. If the data are indicated as first generation or higher, the transferred data are routed to the analog input.

Digital audio data output is always encoded as original with SCMS control.

9.4 Device Functional Modes

The PCM2903C is a USB controlled device. The PCM2903C is a codec, so it has analog input (that goes to an A/D converter) and analog output (that comes from a D/A converter), alongside of the digital path that goes to USB and S/PDIF. A wider explanation of these operational modes is in *Programming*.

9.5 Programming

9.5.1 USB Interface

Control data and audio data are transferred to the PCM2903C via D+ (pin 1) and D- (pin 2). All data to and from the PCM2903C are transferred at full speed. The device descriptor contains the information described in Table 1.

Table 1. Device Descriptor

USB revision	2.0 compliant
Device class	0x00 (device-defined interface level)
Device subclass	0x00 (not specified)
Device protocol	0x00 (not specified)
Max packet size for end-point 0	8 bytes
Vendor ID	0x08BB
Product ID	0x29C3
Device release number	1.0 (0x0100)
Number of configurations	1
Vendor strings	String number 1 (see Table 3)
Product strings	String number 2 (see Table 3)
Serial number	Not supported

The configuration descriptor contains the information described in Table 2.

Table 2. Configuration Descriptor

Interface	Four interfaces				
Power attribute	0xC0 (self-powered, no remote wakeup)				
Maximum power	0x0A (20 mA)				



The string descriptor contains the information described in Table 3.

Table 3. String Descriptor

Number 0	0x0409
Number 1	BurrBrown from Texas Instruments
Number 2	USB Audio CODEC ⁽¹⁾

(1) Ensure that there are two blank spaces between "Audio" and "CODEC"; copying and pasting will not transfer the two blank spaces correctly.

9.5.2 Device Configuration

Figure 35 illustrates the USB audio function topology. The PCM2903C has four interfaces. Each interface consists of alternative settings.




Figure 35. USB Audio Function Topology

9.5.2.1 Interface Number 0

Interface number 0 is the control interface. Alternative setting number 0 is the only possible setting for interface number 0. Alternative setting number 0 describes the standard audio control interface. The audio control interface consists of a single terminal. The PCM2903C has the following five terminals:

- Input terminal (IT number 1) for isochronous-out stream
- Output terminal (OT number 2) for audio analog output
- · Feature unit (FU number 3) for DAC digital attenuator
- Input terminal (IT number 4) for audio analog input
- Output terminal (OT number 5) for isochronous-in stream

Input terminal number 1 is defined as *USB stream* (terminal type 0x0101). Input terminal number 1 can accept two-channel audio streams consisting of left and right channels. Output terminal number 2 is defined as a *speaker* (terminal type 0x0301). Input terminal number 4 is defined as a *line connector* (terminal type 0x0603). Output terminal number 5 is defined as a *USB stream* (terminal type 0x0101). Output terminal number 5 can generate two-channel audio streams composed of left and right channel data. Feature unit number 3 supports the following sound control features:

- Volume control
- Mute control



The built-in digital volume controller can be manipulated by an audio class specific request from 0 dB to -64 dB in 1-dB steps. Changes are made by incrementing or decrementing by one step (1 dB) for every $1/f_S$ time interval until the volume level has reached the requested value. Each channel can be set for different values. The master volume control is not supported. A request to the master volume is stalled and ignored. The built-in digital mute controller can be manipulated by audio class-specific request. A master mute control request is acceptable. A request to an individual channel is stalled and ignored.

9.5.2.2 Interface Number 1

Interface number 1 is the audio streaming data-out interface. Interface number 1 has the five alternative settings described in Table 4. Alternative setting number 0 is the zero-bandwidth setting.

Table 4. Interface Number 1 Alternative Settings

ALTERNATIVE SETTING		1	DATA FORMAT	TRANSFER MODE	SAMPLING RATE (kHz)
00			Zero bandwidth		
01	16-bit	Stereo	Twos complement (PCM)	Adaptive	32, 44.1, 48
02	16-bit	Mono	Twos complement (PCM)	Adaptive	32, 44.1, 48
03	8-bit	Stereo	Twos complement (PCM)	Adaptive	32, 44.1, 48
04	8-bit	Mono	Twos complement (PCM)	Adaptive	32, 44.1, 48

9.5.2.3 Interface Number 2

Interface number 2 is the audio streaming data-in interface. Interface number 2 has the 19 alternative settings described in Table 5. Alternative setting number 0 is the zero-bandwidth setting. All other alternative settings are operational settings.

Table 5. Interface Number 2 Alternative Settings

ALTERNATIVE SETTING		ı	DATA FORMAT	TRANSFER MODE	SAMPLING RATE (kHz)					
00			Zero bandwidth							
01	16-bit	Stereo	Twos complement (PCM)	Asynchronous	48					
02	16-bit	Mono	Twos complement (PCM)	Asynchronous	48					
03	16-bit	Stereo	Twos complement (PCM)	Asynchronous	44.1					
04	16-bit	Mono	Twos complement (PCM)	Asynchronous	44.1					
05	16-bit	Stereo	Twos complement (PCM)	Asynchronous	32					
06	16-bit	Mono	Twos complement (PCM)	Asynchronous	32					
07	16-bit	Stereo	Twos complement (PCM)	Asynchronous	22.05					
08	16-bit	Mono	Twos complement (PCM)	Asynchronous	22.05					
09	16-bit	Stereo	Twos complement (PCM)	Asynchronous	16					
0A	16-bit	Mono	Twos complement (PCM)	Asynchronous	16					
0B	8-bit	Stereo	Twos complement (PCM)	Asynchronous	16					
0C	8-bit	Mono	Twos complement (PCM)	Asynchronous	16					
0D	8-bit	Stereo	Twos complement (PCM)	Asynchronous	8					
0E	8-bit	Mono	Twos complement (PCM)	Asynchronous	8					
0F	16-bit	Stereo	Twos complement (PCM)	Synchronous	11.025					
10	16-bit	Mono	Twos complement (PCM)	Synchronous	11.025					
11	8-bit	Stereo	Twos complement (PCM)	Synchronous	11.025					
12	8-bit	Mono	Twos complement (PCM)	Synchronous	11.025					



9.5.2.4 Interface Number 3

Interface number 3 is the interrupt data-in interface. Alternative setting number 0 is the only possible setting for interface number 3. Interface number 3 consists of the HID consumer control device and reports the status of these three key parameters:

- Mute (0xE209)
- Volume up (0xE909)
- Volume down (0xEA09)

9.5.3 Interface Sequence

9.5.3.1 Power On, Attach, and Playback Sequence

The PCM2903C is ready for setup when the reset sequence has finished and the USB bus is attached. In order to perform certain reset sequences defined in the USB specification, V_{DD} , V_{CCC} , V_{CCP1} , V_{CCP2} , and V_{CCX} must rise up within 10 ms / 3.3 V. After connection has been established by setup, the PCM2903C is ready to accept USB audio data. While waiting, the audio data (idle state) and analog output are set to bipolar zero (BPZ).

When receiving the audio data, the PCM2903C stores the first audio packet, which contained 1-ms audio data, into the internal storage buffer. The PCM2903C starts playing the audio data when detecting the next start of frame (SOF) packet, as illustrated in Figure 36 and Figure 37.




Figure 36. Attach After Poweron






Figure 37. Poweron Under Attach

9.5.3.2 Play, Stop, and Detach Sequence

When the host finishes or aborts the playback, the PCM2903C stops playing after the last audio data have played, as shown in Figure 38.




Figure 38. Play, Stop, and Detach Sequence



9.5.3.3 Record Sequence

The PCM2903C starts the audio capture into the internal memory after receiving the SET_INTERFACE command, as shown in Figure 39.




Figure 39. Record Sequence

9.5.3.4 Suspend and Resume Sequence

The PCM2903C enters the suspend state after it detects a constant idle state on the <u>USB bus</u> (approximately 5 ms), as shown in Figure 40. While the PCM2903C enters the suspend state, the <u>SSPND</u> flag (pin 28) is asserted. The PCM2903C wakes up immediately after detecting a non-idle state on the USB bus.




Figure 40. Suspend and Resume Sequence

Copyright © 2012–2015, Texas Instruments Incorporated



10 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The V_{BUS} allows the device to know when it has been plugged to a USB connection port. The SSPND' flag will notify when the USB input is idle for at least 5ms; this flag can be used to control or notify subsequent circuits. More functional details can be found on *Interface Sequence*.

10.2 Typical Application

Figure 41 illustrates a typical circuit connection for a simple application. The circuit illustrated is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.



NOTE: IC1 must be driven by V_{DD} with a 5-V tolerant input.

 $C_1, C_2, C_3, C_4, C_7, C_8$: 10 μF

C₅, C₆: 10 pF to 33 pF (depending on crystal resonator)

C₉, C₁₀, C₁₁, C₁₂: The capacitance may vary depending on design.

Figure 41. Self-Powered Configuration

10.2.1 Design Requirements

For this example, Table 6 lists the design parameters.

Table 6. Design Parameters


DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	3 V to 3.6 V
Current	50 mA to 70 mA
Input clock frequency	11.994 MHz to 12.006 MHz



10.2.2 Detailed Design Procedure

The PCM2903C is a simple design device since it is capable to connect directly to a USB port. Only two external ICs are needed, a 3.3-V regulator and an AND Gate. The switches connected to the HID ports must be normally open. Other than this, it only needs decoupling capacitors on the voltage source pins.

10.2.3 Application Curves





11 Power Supply Recommendations

The voltage source needed to power the PCM2903C must be between 3 V and 3.6 V for a proper operation. It is recommended to place decoupling capacitor in every voltage source pin. This will help filter lower frequency power supply noise. Place these decoupling capacitors as close as possible to the PCM2903C.

12 Layout

12.1 Layout Guidelines

The decoupling capacitors must be as close as possible to the PCM2903C pins. It is recommended to place a lowpass Filter in the analog input and output. At least the analog input and analog output need a series capacitor to eliminate any possible offset level. The PCM2903C is a low power device so there is no need for a special heat sink PCB design.

12.2 Layout Example




Figure 48. Layout Example Recommendation



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

Updated Operating Environments for PCM270X, PCM290X Applications, SLAA374

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

SpAct, E2E are trademarks of Texas Instruments. System Two, Audio Precision are trademarks of Audio Precision, Inc. All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PCM2903CDB	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2903C	Samples
PCM2903CDBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2903C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM2903CDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	PCM2903CDBR	SSOP	DB	28	2000	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE




*All dimensions are nominal

ĺ	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
-	PCM2903CDB	DB	SSOP	28	50	530	10.5	4000	4.1



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated