

MIXED SIGNAL MICROCONTROLLER

FEATURES

- Low Supply-Voltage Range: 1.8 V to 3.6 V
- Ultra-Low Power Consumption
 - Active Mode: 220 µA at 1 MHz, 2.2 V
 - Standby Mode: 0.5 μA
 - Off Mode (RAM Retention): 0.1 μA
- Five Power-Saving Modes
- Ultra-Fast Wake-Up From Standby Mode in Less Than 1 µs
- 16-Bit RISC Architecture, 62.5-ns Instruction Cycle Time
- Basic Clock Module Configurations
 - Internal Frequencies up to 16 MHz With One Calibrated Frequency
 - Internal Very Low Power Low-Frequency (LF) Oscillator
 - 32-kHz Crystal
 - External Digital Clock Source

- 16-Bit Timer_A With Two Capture/Compare Registers
- Universal Serial Interface (USI) Supporting SPI and I2C (See Table 1)
- Brownout Detector
- 10-Bit 200-ksps A/D Converter With Internal Reference, Sample-and-Hold, and Autoscan (See Table 1)
- Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse
- On-Chip Emulation Logic With Spy-Bi-Wire Interface
- For Family Members Details, See Table 1
- Available in 14-Pin Plastic Small-Outline Thin Package (TSSOP) (PW), 14-Pin Plastic Dual Inline Package (PDIP) (N), and 16-Pin QFN Package (RSA)
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide (SLAU144)

DESCRIPTION

The Texas Instruments MSP430 family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430G2x21/G2x31 series is an ultra-low-power mixed signal microcontroller with a built-in 16-bit timer and ten I/O pins. The MSP430G2x31 family members have a 10-bit A/D converter and built-in communication capability using synchronous protocols (SPI or I2C). For configuration details, see Table 1.

Typical applications include low-cost sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system.





Table 1. Available Options⁽¹⁾


| Device | BSL | EEM | Flash (KB) | RAM (B) | Timer_A | USI | ADC10 Channel | Clock | I/O | Package Type ⁽²⁾ |
|--|-----|-----|---------------|------------|---------|-----|------------------|--------------|-----|--------------------------------|
| MSP430G2231IRSA16 MSP430G2231IPW14 MSP430G2231IN14 | - | 1 | 2 | 128 | 1x TA2 | 1 | 8 | LF, DCO, VLO | 10 | 16-QFN 14-TSSOP 14-PDIP |
| MSP430G2221IRSA16 MSP430G2221IPW14 MSP430G2221IN14 | - | 1 | 2 | 128 | 1x TA2 | 1 | - | LF, DCO, VLO | 10 | 16-QFN 14-TSSOP 14-PDIP |
| MSP430G2131IRSA16 MSP430G2131IPW14 MSP430G2131IN14 | - | 1 | 1 | 128 | 1x TA2 | 1 | 8 | LF, DCO, VLO | 10 | 16-QFN 14-TSSOP 14-PDIP |
| MSP430G2121IRSA16 MSP430G2121IPW14 MSP430G2121IN14 | - | 1 | 1 | 128 | 1x TA2 | 1 | - | LF, DCO, VLO | 10 | 16-QFN 14-TSSOP 14-PDIP |

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Device Pinout, MSP430G2x21



NOTE: See port schematics in Application Information for detailed I/O information.




NOTE: See port schematics in Application Information for detailed I/O information.



Device Pinout, MSP430G2x31

N OR PW PACKAGE (TOP VIEW) DVCC 🗖 14 🗖 DVSS P1.0/TA0CLK/ACLK/A0 2 13 XIN/P2.6/TA0.1 12 **X**OUT/P2.7 P1.1/TA0.0/A1 3 11 TEST/SBWTCK P1.2/TA0.1/A2 10 RST/NMI/SBWTDIO P1.3/ADC10CLK/A3/VREF-/VEREF- 5 P1.4/SMCLK/A4/VREF+/VEREF+/TCK □ P1.7/A7/SDI/SDA/TDO/TDI 6 P1.6/TA0.1/A6/SDO/SCL/TDI/TCLK P1.5/TA0.0/A5/SCLK/TMS


NOTE: See port schematics in Application Information for detailed I/O information.



NOTE: See port schematics in Application Information for detailed I/O information.



Functional Block Diagram, MSP430G2x21



Functional Block Diagram, MSP430G2x31






Table 2. Terminal Functions

| TERMINAL | | | | | | | |
|--|-------|--------|-----|--|--|--|--|
| NAME | N | 0. | I/O | DESCRIPTION | | | |
| NAME | N, PW | RSA | , | | | | |
| P1.0/ TA0CLK/ ACLK/ A0 | 2 | 1 | I/O | General-purpose digital I/O pin Timer0_A, clock signal TACLK input ACLK signal output ADC10 analog input A0 ⁽¹⁾ | | | |
| P1.1/ TA0.0/ A1 | 3 | 2 | I/O | General-purpose digital I/O pin Timer0_A, capture: CCI0A input, compare: Out0 output ADC10 analog input A1 ⁽¹⁾ | | | |
| P1.2/ TA0.1/ A2 | 4 | 3 | I/O | General-purpose digital I/O pin Timer0_A, capture: CCI1A input, compare: Out1 output ADC10 analog input A2 ⁽¹⁾ | | | |
| P1.3/ ADC10CLK/ A3/ VREF-/VEREF | 5 | 4 | I/O | General-purpose digital I/O pin ADC10, conversion clock output ⁽¹⁾ ADC10 analog input A3 ⁽¹⁾ ADC10 negative reference voltage ⁽¹⁾ | | | |
| P1.4/ SMCLK/ A4/ VREF+/VEREF+/ TCK | 6 | 5 | I/O | General-purpose digital I/O pin SMCLK signal output ADC10 analog input A4 ⁽¹⁾ ADC10 positive reference voltage ⁽¹⁾ JTAG test clock, input terminal for device programming and test | | | |
| P1.5/ TA0.0/ A5/ SCLK/ TMS | 7 | 6 | I/O | General-purpose digital I/O pin Timer0_A, compare: Out0 output ADC10 analog input A5 ⁽¹⁾ USI: clock input in I2C mode; clock input/output in SPI mode JTAG test mode select, input terminal for device programming and test | | | |
| P1.6/ TA0.1/ A6/ SDO/ SCL/ TDI/TCLK | 8 | 7 | I/O | General-purpose digital I/O pin Timer0_A, capture: CCl1A input, compare: Out1 output ADC10 analog input A6 ⁽¹⁾ USI: Data output in SPI mode USI: I2C clock in I2C mode JTAG test data input or test clock input during programming and test | | | |
| P1.7/ A7/ SDI/ SDA/ TDO/TDI (2) | 9 | 8 | I/O | General-purpose digital I/O pin ADC10 analog input A7 ⁽¹⁾ USI: Data input in SPI mode USI: I2C data in I2C mode JTAG test data output terminal or test data input during programming and test | | | |
| XIN/ P2.6/ TA0.1 | 13 | 12 | I/O | Input terminal of crystal oscillator General-purpose digital I/O pin Timer0_A, compare: Out1 output | | | |
| XOUT/ P2.7 | 12 | 11 | I/O | Output terminal of crystal oscillator ⁽³⁾ General-purpose digital I/O pin | | | |
| RST/ NMI/ SBWTDIO | 10 | 9 | I | Reset Nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test | | | |
| TEST/ SBWTCK | 11 | 10 | _ | Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test | | | |
| DVCC | 1 | 15, 16 | NA | Supply voltage | | | |
| DVSS | 14 | 13, 14 | NA | Ground reference | | | |
| QFN Pad | - | Pad | NA | QFN package pad connection to V _{SS} recommended. | | | |

⁽¹⁾ MSP430G2x31 only

TDO or TDI is selected via JTAG instruction.

If XOUT/P2.7 is used as an input, excess current will flow until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 3 shows examples of the three types of instruction formats; Table 4 shows the address modes.

| Program Counter | PC/R0 |
|--------------------------|-----------|
| Stack Pointer | SP/R1 |
| Status Register | SR/CG1/R2 |
| Constant Generator | CG2/R3 |
| General-Purpose Register | R4 |
| General-Purpose Register | R5 |
| General-Purpose Register | R6 |
| General-Purpose Register | R7 |
| General-Purpose Register | R8 |
| General-Purpose Register | R9 |
| General-Purpose Register | R10 |
| General-Purpose Register | R11 |
| General-Purpose Register | R12 |
| General-Purpose Register | R13 |
| General-Purpose Register | R14 |
| General-Purpose Register | R15 |
| | |

Table 3. Instruction Word Formats

| INSTRUCTION FORMAT | SYNTAX | OPERATION |
|-----------------------------------|-----------|-----------------------|
| Dual operands, source-destination | ADD R4,R5 | R4 + R5> R5 |
| Single operands, destination only | CALL R8 | PC>(TOS), R8> PC |
| Relative jump, un/conditional | JNE | Jump-on-equal bit = 0 |

Table 4. Address Mode Descriptions⁽¹⁾

| ADDRESS MODE | S | D | SYNTAX | EXAMPLE | OPERATION |
|------------------------|---|---|-----------------|------------------|-----------------------------|
| Register | ✓ | ✓ | MOV Rs,Rd | MOV R10,R11 | R10> R11 |
| Indexed | ✓ | ✓ | MOV X(Rn),Y(Rm) | MOV 2(R5),6(R6) | M(2+R5)> M(6+R6) |
| Symbolic (PC relative) | 1 | ✓ | MOV EDE,TONI | | M(EDE)> M(TONI) |
| Absolute | 1 | ✓ | MOV &MEM,&TCDAT | | M(MEM)> M(TCDAT) |
| Indirect | ✓ | | MOV @Rn,Y(Rm) | MOV @R10,Tab(R6) | M(R10)> M(Tab+R6) |
| Indirect autoincrement | ✓ | | MOV @Rn+,Rm | MOV @R10+,R11 | M(R10)> R11 R10 + 2> R10 |
| Immediate | ✓ | | MOV #X,TONI | MOV #45,TONI | #45> M(TONI) |

(1) S = source, D = destination



Operating Modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - DCO's dc generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator is disabled
 - Crystal oscillator is stopped



Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, flash is not programmed) the CPU goes into LPM4 immediately after power-up.

Table 5. Interrupt Sources, Flags, and Vectors

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|--|---|--|---------------------|-----------------|
| Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾ | PORIFG RSTIFG WDTIFG KEYV ⁽²⁾ | Reset | 0FFFEh | 31, highest |
| NMI Oscillator fault Flash memory access violation | NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾ | (non)-maskable (non)-maskable (non)-maskable | 0FFFCh | 30 |
| | | | 0FFFAh | 29 |
| | | | 0FFF8h | 28 |
| | | | 0FFF6h | 27 |
| Watchdog Timer+ | WDTIFG | maskable | 0FFF4h | 26 |
| Timer_A2 | TACCR0 CCIFG ⁽⁴⁾ | maskable | 0FFF2h | 25 |
| Timer_A2 | TACCR1 CCIFG, TAIFG (2)(4) | maskable | 0FFF0h | 24 |
| | | | 0FFEEh | 23 |
| | | | 0FFECh | 22 |
| ADC10 ⁽⁵⁾ | ADC10IFG ⁽⁴⁾⁽⁵⁾ | maskable | 0FFEAh | 21 |
| USI | USIIFG, USISTTIFG ⁽²⁾⁽⁴⁾ | maskable | 0FFE8h | 20 |
| I/O Port P2 (two flags) | P2IFG.6 to P2IFG.7 ⁽²⁾⁽⁴⁾ | maskable | 0FFE6h | 19 |
| I/O Port P1 (eight flags) | P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾ | maskable | 0FFE4h | 18 |
| | | | 0FFE2h | 17 |
| | | | 0FFE0h | 16 |
| See (6) | | | 0FFDEh to 0FFC0h | 15 to 0, lowest |

⁽¹⁾ A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

⁽²⁾ Multiple source flags

^{(3) (}non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

⁽⁴⁾ Interrupt flags are located in the module.

⁽⁵⁾ MSP430G2x31 only

⁽⁶⁾ The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Address

0



Special Function Registers (SFRs)

7

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend rw: Bit can be read and written.

rw-0,1: Bit can be read and written. It is reset or set by PUC. rw-(0,1): Bit can be read and written. It is reset or set by POR.

5

SFR bit is not present in device.

6

Table 6. Interrupt Enable Register 1 and 2

| Addicoo | • | O | U | - | U | _ | | U | |
|---------|------------|-----------------------------------|-------------------|-----------------|------------------|-----------------|-----------------|-------------|--|
| 00h | | | ACCVIE | NMIIE | | | OFIE | WDTIE | |
| | | | rw-0 | rw-0 | | | rw-0 | rw-0 | |
| WDTIE | | g Timer interrup mer mode. | t enable. Inactiv | e if watchdog m | ode is selected. | Active if Watch | dog Timer is co | nfigured in | |
| OFIE | Oscillator | Oscillator fault interrupt enable | | | | | | | |
| NMIIE | (Non)mas | skable interrupt | enable | | | | | | |
| ACCVIE | Flash acc | cess violation int | errupt enable | | | | | | |
| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 01h | | | | | | | | | |

Table 7. Interrupt Flag Register 1 and 2

| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|--------|--------|--------|-------|--------|
| 02h | | | | NMIIFG | RSTIFG | PORIFG | OFIFG | WDTIFG |
| | | | | rw-0 | rw-(0) | rw-(1) | rw-1 | rw-(0) |

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V_{CC} power-on or a reset condition at the RST/NMI pin in reset mode.

OFIFG Flag set on oscillator fault.

PORIFG Power-On Reset interrupt flag. Set on V_{CC} power-up.

RSTIFG External reset interrupt flag. Set on a reset condition at \overline{RST} /NMI pin in reset mode. Reset on V_{CC} power-up.

NMIIFG Set via RST/NMI pin

| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| 03h | | | | | | | | |



Memory Organization

Table 8. Memory Organization

| | | MSP430G2021 MSP430G2031 | MSP430G2121 MSP430G2131 | MSP430G2221 MSP430G2231 |
|------------------------|-----------|----------------------------|----------------------------|----------------------------|
| Memory | Size | 512B | 1kB | 2kB |
| Main: interrupt vector | Flash | 0xFFFF to 0xFFC0 | 0xFFFF to 0xFFC0 | 0xFFFF to 0xFFC0 |
| Main: code memory | Flash | 0xFFFF to 0xFE00 | 0xFFFF to 0xFC00 | 0xFFFF to 0xF800 |
| Information memory | Size | 256 Byte | 256 Byte | 256 Byte |
| | Flash | 010FFh to 01000h | 010FFh to 01000h | 010FFh to 01000h |
| RAM | Size | 128B 027Fh to 0200h | 128B 027Fh to 0200h | 128B 027Fh to 0200h |
| Peripherals | 16-bit | 01FFh to 0100h | 01FFh to 0100h | 01FFh to 0100h |
| | 8-bit | 0FFh to 010h | 0FFh to 010h | 0FFh to 010h |
| | 8-bit SFR | 0Fh to 00h | 0Fh to 00h | 0Fh to 00h |

Flash Memory

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing. It
 can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is
 required.



Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

Table 9. DCO Calibration Data (Provided From Factory In Flash Information Memory Segment A)

| DCO FREQUENCY | CALIBRATION REGISTER CALBC1_1MHZ CALDCO_1MHZ | SIZE | ADDRESS |
|---------------|---|------|---------|
| 1 MHz | CALBC1_1MHZ | byte | 010FFh |
| I IVITZ | CALDCO_1MHZ | byte | 010FEh |

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There is one 8-bit I/O port implemented—port P1—and two bits of I/O port P2:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and the two bits of port P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pull-up/pull-down resistor.

WDT+ Watchdog Timer

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



Timer A2

Timer_A2 is a 16-bit timer/counter with two capture/compare registers. Timer_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 10. Timer_A2 Signal Connections – Device With ADC10

| INPUT PIN | NUMBER | DEVICE INPUT | MODULE | MODULE | MODULE | OUTPUT PI | N NUMBER | |
|-----------|----------|-----------------|--------------------------------|--------|------------------|-----------|-----------|--|
| PW, N | RSA | SIGNAL | SIGNAL INPLIT NAME BLOCK OUTPU | | OUTPUT SIGNAL | PW, N | RSA | |
| 2 - P1.0 | 1 - P1.0 | TACLK | TACLK | Timer | | | | |
| | | ACLK | ACLK | | Timor | Times | NA | |
| | | SMCLK | SMCLK | Timer | NA NA | | | |
| 2 - P1.0 | 1 - P1.0 | TACLK | INCLK | | | | | |
| 3 - P1.1 | 2 - P1.1 | TA0 | CCI0A | | | 3 - P1.1 | 2 - P1.1 | |
| | | ACLK (internal) | CCI0B | CCDO | TA0 | 7 - P1.5 | 6 - P1.5 | |
| | | VSS | GND | CCR0 | TA0 | | | |
| | | VCC | VCC | | | | | |
| 4 - P1.2 | 3 - P1.2 | TA1 | CCI1A | | | 4 - P1.2 | 3 - P1.2 | |
| 8 - P1.6 | 7 - P1.6 | TA1 | CCI1B | 0004 | CCR1 TA1 | 8 - P1.6 | 7 - P1.6 | |
| | | VSS | GND | CCR1 | | 13 - P2.6 | 12 - P2.6 | |
| | | VCC | VCC | | | | | |

USI

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

ADC10 (MSP430G2x31 only)

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.



Peripheral File Map

Table 11. Peripherals With Word Access

| MODULE | REGISTER DESCRIPTION | REGISTER NAME | OFFSET |
|--------------------------|---------------------------------|------------------|--------|
| ADC10 (MSP430G2x31 only) | ADC data transfer start address | ADC10SA | 1BCh |
| | ADC control 0 | ADC10CTL0 | 01B0h |
| | ADC control 1 | ADC10CTL0 | 01B2h |
| | ADC memory | ADC10MEM | 01B4h |
| Timer_A | Capture/compare register | TACCR1 | 0174h |
| | Capture/compare register | TACCR0 | 0172h |
| | Timer_A register | TAR | 0170h |
| | Capture/compare control | TACCTL1 | 0164h |
| | Capture/compare control | TACCTL0 | 0162h |
| | Timer_A control | TACTL | 0160h |
| | Timer_A interrupt vector | TAIV | 012Eh |
| Flash Memory | Flash control 3 | FCTL3 | 012Ch |
| | Flash control 2 | FCTL2 | 012Ah |
| | Flash control 1 | FCTL1 | 0128h |
| Watchdog Timer+ | Watchdog/timer control | WDTCTL | 0120h |

Table 12. Peripherals With Byte Access

| MODULE | REGISTER DESCRIPTION | REGISTER NAME | OFFSET |
|--------------------------|--|------------------|--------|
| ADC10 (MSP430G2x31 only) | ADC analog enable | ADC10AE0 | 04Ah |
| | ADC data transfer control 1 | ADC10DTC1 | 049h |
| | ADC data transfer control 0 | ADC10DTC0 | 048h |
| USI | USI control 0 | USICTL0 | 078h |
| | USI control 1 | USICTL1 | 079h |
| | USI clock control | USICKCTL | 07Ah |
| | USI bit counter | USICNT | 07Bh |
| | USI shift register | USISR | 07Ch |
| Basic Clock System+ | Basic clock system control 3 | BCSCTL3 | 053h |
| | Basic clock system control 2 | BCSCTL2 | 058h |
| | Basic clock system control 1 | BCSCTL1 | 057h |
| | DCO clock frequency control | DCOCTL | 056h |
| Port P2 | Port P2 resistor enable | P2REN | 02Fh |
| | Port P2 selection | P2SEL | 02Eh |
| | Port P2 interrupt enable | P2IE | 02Dh |
| | Port P2 interrupt edge select | P2IES | 02Ch |
| | Port P2 interrupt flag | P2IFG | 02Bh |
| | Port P2 direction | P2DIR | 02Ah |
| | Port P2 output | P2OUT | 029h |
| | ADC data transfer control 0 USI control 0 USI control 1 USI clock control USI bit counter USI shift register Basic clock system control 3 Basic clock system control 2 Basic clock system control 1 DCO clock frequency control Port P2 resistor enable Port P2 selection Port P2 interrupt edge select Port P2 direction | P2IN | 028h |



Table 12. Peripherals With Byte Access (continued)

| MODULE | REGISTER DESCRIPTION | REGISTER NAME | OFFSET |
|------------------|-------------------------------|------------------|--------|
| Port P1 | Port P1 resistor enable | P1REN | 027h |
| | Port P1 selection | P1SEL | 026h |
| | Port P1 interrupt enable | P1IE | 025h |
| | Port P1 interrupt edge select | P1IES | 024h |
| | Port P1 interrupt flag | P1IFG | 023h |
| | Port P1 direction | P1DIR | 022h |
| | Port P1 output | P1OUT | 021h |
| | Port P1 input | P1IN | 020h |
| Special Function | SFR interrupt flag 2 | IFG2 | 003h |
| | SFR interrupt flag 1 | IFG1 | 002h |
| | SFR interrupt enable 2 | IE2 | 001h |
| | SFR interrupt enable 1 | IE1 | 000h |



Absolute Maximum Ratings(1)

| Voltage applied at V _{CC} to V _{SS} | | -0.3 V to 4.1 V |
|--|---------------------|-----------------------------------|
| Voltage applied to any pin ⁽²⁾ | | -0.3 V to V _{CC} + 0.3 V |
| Diode current at any device pin | | ±2 mA |
| Ct | Unprogrammed device | −55°C to 150°C |
| Storage temperature range, T _{stg} ⁽³⁾ | Programmed device | −55°C to 150°C |


- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions

Typical values are specified at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

| | | | MIN | NOM | MAX | UNIT |
|---------------------|---|---|-----|-----|-----|------|
| V | Cumply yellogo | During program execution | 1.8 | | 3.6 | V |
| V _{CC} | Supply voltage | During flash programming | 2.2 | | 3.6 | V |
| V _{SS} | Supply voltage | | | 0 | | V |
| T _A | Operating free-air temperature | I version | -40 | | 85 | °C |
| | | V _{CC} = 1.8 V, Duty cycle = 50% ± 10% | dc | | 6 | |
| f _{SYSTEM} | Processor frequency (maximum MCLK frequency) (1)(2) | $V_{CC} = 2.7 \text{ V},$ Duty cycle = 50% ± 10% | dc | | 12 | MHz |
| | | $V_{CC} = 3.3 \text{ V},$ Duty cycle = 50% ± 10% | dc | | 16 | |

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Safe Operating Area



Electrical Characteristics

Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)(2)

| P | ARAMETER | TEST CONDITIONS | T _A | V _{CC} | MIN TYP | MAX | UNIT |
|----------------------|-------------------------------------|--|----------------|-----------------|---------|-----|------|
| | | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$ | | 2.2 V | 220 | | |
| I _{AM,1MHz} | Active mode (AM) current (1 MHz) | f _{ACLK} = 32768 Hz, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0 | | 3 V | 300 | 370 | μΑ |

- All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

Typical Characteristics – Active Mode Supply Current (Into V_{CC})




Figure 2. Active Mode Current vs V_{CC} , $T_A = 25$ °C




Figure 3. Active Mode Current vs DCO Frequency



Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1) (2)

| P | ARAMETER | TEST CONDITIONS | T _A | V _{CC} | MIN 7 | ΥP | MAX | UNIT |
|-------------------------|---|--|----------------|-----------------|-------|-----|-----|------|
| I _{LPM0,1MHz} | Low-power mode 0 (LPM0) current ⁽³⁾ | $ \begin{aligned} f_{\text{MCLK}} &= 0 \text{ MHz}, \\ f_{\text{SMCLK}} &= f_{\text{DCO}} = 1 \text{ MHz}, \\ f_{\text{ACLK}} &= 32768 \text{ Hz}, \\ \text{BCSCTL1} &= \text{CALBC1_1MHZ}, \\ \text{DCOCTL} &= \text{CALDCO_1MHZ}, \\ \text{CPUOFF} &= 1, \text{SCG0} = 0, \text{SCG1} = 0, \\ \text{OSCOFF} &= 0 \end{aligned} $ | 25°C | 2.2 V | | 65 | | μΑ |
| I _{LPM2} | Low-power mode 2 (LPM2) current (4) | $\begin{split} &f_{\text{MCLK}} = f_{\text{SMCLK}} = 0 \text{ MHz}, \\ &f_{\text{DCO}} = 1 \text{ MHz}, \\ &f_{\text{ACLK}} = 32768 \text{ Hz}, \\ &\text{BCSCTL1} = \text{CALBC1_1MHZ}, \\ &\text{DCOCTL} = \text{CALDCO_1MHZ}, \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \text{SCG1} = 1, \\ &\text{OSCOFF} = 0 \end{split}$ | 25°C | 2.2 V | | 22 | | μΑ |
| I _{LPM3,LFXT1} | Low-power mode 3 (LPM3) current ⁽⁴⁾ | $ \begin{aligned} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ CPUOFF &= 1, SCG0 = 1, SCG1 = 1, \\ OSCOFF &= 0 \end{aligned} $ | 25°C | 2.2 V | | 0.7 | 1.5 | μA |
| I _{LPM3,VLO} | Low-power mode 3 current, (LPM3) ⁽⁴⁾ | $ \begin{aligned} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz,} \\ f_{ACLK} &\text{from internal LF oscillator (VLO),} \\ CPUOFF &= 1, SCG0 = 1, SCG1 = 1, \\ OSCOFF &= 0 \end{aligned} $ | 25°C | 2.2 V | | 0.5 | 0.7 | μA |
| | | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$ | 25°C | 2.2 V | | 0.1 | 0.5 | μΑ |
| I _{LPM4} | Low-power mode 4 (LPM4) current ⁽⁵⁾ | f _{ACLK} = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 | 85°C | 2.2 V | | 8.0 | 1.5 | μΑ |

- (1) All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF.
- (3) Current for brownout and WDT clocked by SMCLK included.
- (4) Current for brownout and WDT clocked by ACLK included.
- (5) Current for brownout included.

Typical Characteristics Low-Power Mode Supply Currents




Figure 4. LPM3 Current vs Temperature




Figure 5. LPM4 Current vs Temperature



Schmitt-Trigger Inputs – Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-------------------|---|--|-----------------|----------------------|-----|----------------------|------|
| \/ | Desitive gains input threshold valtage | | | 0.45 V _{CC} | | 0.75 V _{CC} | V |
| V_{IT+} | Positive-going input threshold voltage | | 3 V | 1.35 | | 2.25 | V |
| ., | No matical parisms in part through all distributions | | | 0.25 V _{CC} | | 0.55 V _{CC} | ., |
| V_{IT-} | Negative-going input threshold voltage | | 3 V | 0.75 | | 1.65 | V |
| V_{hys} | Input voltage hysteresis (V _{IT+} - V _{IT-}) | | 3 V | 0.3 | | 1 | V |
| R _{Pull} | Pullup/pulldown resistor | For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC} | 3 V | 20 | 35 | 50 | kΩ |
| Cı | Input capacitance | $V_{IN} = V_{SS}$ or V_{CC} | | | 5 | | pF |

Leakage Current – Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN MAX | UNIT |
|------------------------|--------------------------------|-----------------|-----------------|---------|------|
| I _{lkg(Px.y)} | High-impedance leakage current | (1) (2) | 3 V | ±50 | nA |

- The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

Outputs - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|----------|---------------------------|-------------------------------------|-----------------|-----|-----------------------|-----|------|
| V_{OH} | High-level output voltage | $I_{(OHmax)} = -6 \text{ mA}^{(1)}$ | 3 V | \ | / _{CC} – 0.3 | | V |
| V_{OL} | Low-level output voltage | $I_{(OLmax)} = 6 \text{ mA}^{(1)}$ | 3 V | ' | √ _{SS} + 0.3 | | V |

⁽¹⁾ The maximum total current, I_(OHmax), and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop

Output Frequency – Ports Px

Copyright © 2010-2013, Texas Instruments Incorporated

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------------------|-----------------------------------|---|-----------------|-----|-----|-----|------|
| f _{Px.y} | Port output frequency (with load) | Px.y, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ k}\Omega^{(1)}$ (2) | 3 V | | 12 | | MHz |
| f _{Port_CLK} | Clock output frequency | $Px.y, C_L = 20 pF^{(2)}$ | 3 V | | 16 | | MHz |

- A resistive divider with 2 \times 0.5 k Ω between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

3.5




Typical Characteristics – Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

0


0

0.5



TYPICAL LOW-LEVEL OUTPUT CURRENT VS LOW-LEVEL OUTPUT VOLTAGE 50 V_{CC} = 3 V P1.7 T_A = 25°C T_A = 85°C

TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE




TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE

V_{OL} - Low-Level Output Voltage - V

Figure 7.

1.5





POR, BOR (1)(2)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-------------------------|---|------------------------------|-----------------|-----|------------------------|------|------|
| V _{CC(start)} | See Figure 10 | dV _{CC} /dt ≤ 3 V/s | | 0.7 | × V _(B_IT-) | | ٧ |
| $V_{(B_IT-)}$ | See Figure 10 through Figure 12 | dV _{CC} /dt ≤ 3 V/s | | | 1.35 | | V |
| V _{hys(B_IT-)} | See Figure 10 | dV _{CC} /dt ≤ 3 V/s | | | 140 | | mV |
| t _{d(BOR)} | See Figure 10 | | | | | 2000 | μs |
| t _(reset) | Pulse duration needed at RST/NMI pin to accepted reset internally | | 2.2 V, 3 V | 2 | | | μs |

- The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level V_(B | T-) +
- $V_{hys(B_IT-)}$ is $\leq 1.8~V$. During power up, the CPU begins code execution following a period of $t_{d(BOR)}$ after $V_{CC} = V_{(B_IT-)} + V_{hys(B_IT-)}$. The default DCO settings must not be changed until $V_{CC} \geq V_{CC(min)}$, where $V_{CC(min)}$ is the minimum supply voltage for the desired operating frequency.




Figure 10. POR and BOR vs Supply Voltage



Typical Characteristics - POR and BOR




Figure 11. V_{CC(drop)} Level With a Square Voltage Drop to Generate a POR or BOR Signal




Figure 12. $V_{CC(drop)}$ Level With a Triangle Voltage Drop to Generate a POR or BOR Signal



Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

DCO Frequency

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|------------------------|--|--|-----------------|------|-------|------|-------|
| | | RSELx < 14 | | 1.8 | | 3.6 | V |
| V_{CC} | Supply voltage | RSELx = 14 | | 2.2 | | 3.6 | V |
| | | RSELx = 15 | | 3 | | 3.6 | V |
| f _{DCO(0,0)} | DCO frequency (0, 0) | RSELx = 0, $DCOx = 0$, $MODx = 0$ | 3 V | 0.06 | | 0.14 | MHz |
| f _{DCO(0,3)} | DCO frequency (0, 3) | RSELx = 0, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.12 | | MHz |
| f _{DCO(1,3)} | DCO frequency (1, 3) | RSELx = 1, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.15 | | MHz |
| f _{DCO(2,3)} | DCO frequency (2, 3) | RSELx = 2, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.21 | | MHz |
| f _{DCO(3,3)} | DCO frequency (3, 3) | RSELx = 3, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.30 | | MHz |
| f _{DCO(4,3)} | DCO frequency (4, 3) | RSELx = 4, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.41 | | MHz |
| f _{DCO(5,3)} | DCO frequency (5, 3) | RSELx = 5, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.58 | | MHz |
| f _{DCO(6,3)} | DCO frequency (6, 3) | RSELx = 6, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.80 | | MHz |
| f _{DCO(7,3)} | DCO frequency (7, 3) | RSELx = 7, $DCOx = 3$, $MODx = 0$ | 3 V | 0.8 | | 1.5 | MHz |
| f _{DCO(8,3)} | DCO frequency (8, 3) | RSELx = 8, $DCOx = 3$, $MODx = 0$ | 3 V | | 1.6 | | MHz |
| f _{DCO(9,3)} | DCO frequency (9, 3) | RSELx = 9, $DCOx = 3$, $MODx = 0$ | 3 V | | 2.3 | | MHz |
| f _{DCO(10,3)} | DCO frequency (10, 3) | RSELx = 10, DCOx = 3, MODx = 0 | 3 V | | 3.4 | | MHz |
| f _{DCO(11,3)} | DCO frequency (11, 3) | RSELx = 11, DCOx = 3, MODx = 0 | 3 V | | 4.25 | | MHz |
| f _{DCO(12,3)} | DCO frequency (12, 3) | RSELx = 12, $DCOx = 3$, $MODx = 0$ | 3 V | 4.3 | | 7.3 | MHz |
| f _{DCO(13,3)} | DCO frequency (13, 3) | RSELx = 13, $DCOx = 3$, $MODx = 0$ | 3 V | | 7.8 | | MHz |
| f _{DCO(14,3)} | DCO frequency (14, 3) | RSELx = 14, $DCOx = 3$, $MODx = 0$ | 3 V | 8.6 | | 13.9 | MHz |
| f _{DCO(15,3)} | DCO frequency (15, 3) | RSELx = 15, DCOx = 3, MODx = 0 | 3 V | | 15.25 | | MHz |
| f _{DCO(15,7)} | DCO frequency (15, 7) | RSELx = 15, DCOx = 7, MODx = 0 | 3 V | | 21 | | MHz |
| S _{RSEL} | Frequency step between range RSEL and RSEL+1 | $S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$ | 3 V | | 1.35 | | ratio |
| S _{DCO} | Frequency step between tap DCO and DCO+1 | $S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$ | 3 V | | 1.08 | | ratio |
| | Duty cycle | Measured at SMCLK output | 3 V | | 50 | | % |



Calibrated DCO Frequencies – Tolerance

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | T _A | V _{cc} | MIN | TYP | MAX | UNIT |
|---|--|----------------|-----------------|-----|------|-----|------|
| 1-MHz tolerance over temperature ⁽¹⁾ | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz, calibrated at 30°C and 3 V | 0°C to 85°C | 3 V | -3 | ±0.5 | +3 | % |
| 1-MHz tolerance over V _{CC} | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz, calibrated at 30°C and 3 V | 30°C | 1.8 V to 3.6 V | -3 | ±2 | +3 | % |
| 1-MHz tolerance overall | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz, calibrated at 30°C and 3 V | -40°C to 85°C | 1.8 V to 3.6 V | -6 | ±3 | +6 | % |

⁽¹⁾ This is the frequency change from the measured frequency at 30°C over temperature.

Wake-Up From Lower-Power Modes (LPM3/4) - Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|-------------------------|---|---|-----------------|-----|---------------------------------------|-----|------|
| t _{DCO,LPM3/4} | DCO clock wake-up time from LPM3/4 ⁽¹⁾ | BCSCTL1= CALBC1_1MHz, DCOCTL = CALDCO_1MHz | 3 V | | 1.5 | | μs |
| t _{CPU,LPM3/4} | CPU wake-up time from LPM3/4 ⁽²⁾ | | | t | 1/f _{MCLK} + Clock,LPM3/4 | | |

⁽¹⁾ The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4




Figure 13. DCO Wake-Up Time From LPM3 vs DCO Frequency

⁽²⁾ Parameter applicable only if DCOCLK is used for MCLK.



Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|-----------------------------|---|--|-----------------|-------|-------|-------|------|
| f _{LFXT1,LF} | LFXT1 oscillator crystal frequency, LF mode 0, 1 | XTS = 0, LFXT1Sx = 0 or 1 | 1.8 V to 3.6 V | | 32768 | | Hz |
| f _{LFXT1,LF,logic} | LFXT1 oscillator logic level square wave input frequency, LF mode | XTS = 0, XCAPx = 0, LFXT1Sx = 3 | 1.8 V to 3.6 V | 10000 | 32768 | 50000 | Hz |
| 04 | Oscillation allowance for | XTS = 0, LFXT1Sx = 0, f _{LFXT1,LF} = 32768 Hz, C _{L,eff} = 6 pF | | | 500 | | ŀΟ |
| OA _{LF} | LF crystals | $XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF | | | 200 | 200 | kΩ |
| | | XTS = 0, $XCAPx = 0$ | | | 1 | | |
| 0 | Integrated effective load | XTS = 0, $XCAPx = 1$ | | | 5.5 | | ~F |
| $C_{L,eff}$ | capacitance, LF mode ⁽²⁾ | XTS = 0, $XCAPx = 2$ | | | 8.5 | | pF |
| | | XTS = 0, XCAPx = 3 | | | 11 | | |
| | Duty cycle, LF mode | XTS = 0, Measured at P2.0/ACLK, f _{LFXT1,LF} = 32768 Hz | 2.2 V | 30 | 50 | 70 | % |
| f _{Fault,LF} | Oscillator fault frequency, LF mode ⁽³⁾ | XTS = 0, XCAPx = 0, LFXT1Sx = 3 ⁽⁴⁾ | 2.2 V | 10 | | 10000 | Hz |

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | T _A | V _{cc} | MIN | TYP | MAX | UNIT |
|--------------------|------------------------------------|----------------|-----------------|-----|-----|-----|------|
| f_{VLO} | VLO frequency | -40°C to 85°C | 3 V | 4 | 12 | 20 | kHz |
| df_{VLO}/d_{T} | VLO frequency temperature drift | -40°C to 85°C | 3 V | | 0.5 | | %/°C |
| df_{VLO}/dV_{CC} | VLO frequency supply voltage drift | 25°C | 1.8 V to 3.6 V | | 4 | | %/V |

Timer A

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN TYP MAX | UNIT |
|---------------------|-------------------------------|---|-----------------|---------------------|------|
| f_{TA} | Timer_A input clock frequency | Internal: SMCLK, ACLK External: TACLK, INCLK Duty cycle = 50% ± 10% | | f _{SYSTEM} | MHz |
| t _{TA,cap} | Timer_A capture timing | TA0, TA1 | 3 V | 20 | ns |



USI, Universal Serial Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|---------------------|---|--|-----------------|----------|-----|--------------------------|------|
| f _{USI} | USI clock frequency | External: SCLK, Duty cycle = 50% ±10%, SPI slave mode | | fsystem | | MHz | |
| V _{OL,I2C} | Low-level output voltage on SDA and SCL | USI module in I2C mode, I _(OLmax) = 1.5 mA | 3 V | V_{SS} | | V _{SS} + 0.4 | V |

Typical Characteristics - USI Low-Level Output Voltage on SDA and SCL




Figure 14. USI Low-Level Output Voltage vs Output Current




Figure 15. USI Low-Level Output Voltage vs Output Current



10-Bit ADC, Power Supply and Input Range Conditions (MSP430G2x31 Only)

| | PARAMETER | TEST CONDITIONS | T _A | V _{CC} | MIN | TYP | MAX | UNIT |
|---------------------|---|--|----------------|-----------------|-----|------|----------|------|
| V _{CC} | Analog supply voltage | V _{SS} = 0 V | | | 2.2 | | 3.6 | V |
| V_{Ax} | Analog input voltage ⁽²⁾ | All Ax terminals, Analog inputs selected in ADC10AE register | | 3 V | 0 | | V_{CC} | V |
| I _{ADC10} | ADC10 supply current ⁽³⁾ | f _{ADC10CLK} = 5.0 MHz, ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0 | 25°C | 3 V | | 0.6 | | mA |
| | Reference supply current, | f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0 | 2500 | 2.1/ | | 0.25 | | A |
| I _{REF+} | Reference supply current, reference buffer disabled (4) | f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0 | 25°C | 3 V | | 0.25 | mA | |
| I _{REFB,0} | Reference buffer supply current with ADC10SR = 0 ⁽⁴⁾ | f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0 | 25°C | 3 V | | 1.1 | | mA |
| I _{REFB,1} | Reference buffer supply current with ADC10SR = 1 ⁽⁴⁾ | f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1 | 25°C | 3 V | | 0.5 | | mA |
| C _I | Input capacitance | Only one terminal Ax can be selected at one time | 25°C | 3 V | | | 27 | pF |
| R _I | Input MUX ON resistance | $0 \text{ V} \leq \text{V}_{Ax} \leq \text{V}_{CC}$ | 25°C | 3 V | | 1000 | | Ω |

The leakage current is defined in the leakage current table with Px.y/Ax parameter.

The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

The internal reference supply current is not included in current consumption parameter I_{ADC10} . The internal reference current is supplied via terminal V_{CC} . Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.



10-Bit ADC, Built-In Voltage Reference (MSP430G2x31 Only)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|---|---|-----------------|------|-----|------|------------|
| V | Positive built-in reference | I _{VREF+} ≤ 1 mA, REF2_5V = 0 | | 2.2 | | | V |
| $V_{CC,REF+}$ | analog supply voltage range | I _{VREF+} ≤ 1 mA, REF2_5V = 1 | | 2.9 | | | V |
| V | Positive built-in reference | $I_{VREF+} \le I_{VREF+} max$, REF2_5V = 0 | 3 V | 1.41 | 1.5 | 1.59 | V |
| V_{REF+} | voltage | $I_{VREF+} \le I_{VREF+}$ max, REF2_5V = 1 | 3 V | 2.35 | 2.5 | 2.65 | V |
| I _{LD,VREF+} | Maximum VREF+ load current | | 3 V | | | ±1 | mA |
| | VDEE , load regulation | I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≉ 0.75 V, REF2_5V = 0 | - 3 V | | | ±2 | LSB |
| | VREF+ load regulation | I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} \neq 1.25 V, REF2_5V = 1 | 3 V | | | ±2 | LOB |
| | V _{REF+} load regulation response time | I_{VREF+} = 100 μA \rightarrow 900 μA, V_{Ax} # 0.5 × VREF+, Error of conversion result ≤ 1 LSB, ADC10SR = 0 | 3 V | | | 400 | ns |
| C _{VREF+} | Maximum capacitance at pin VREF+ | I _{VREF+} ≤ ±1 mA, REFON = 1, REFOUT = 1 | 3 V | | | 100 | pF |
| TC _{REF+} | Temperature coefficient | I _{VREF+} = const with 0 mA ≤ I _{VREF+} ≤ 1 mA | 3 V | | | ±100 | ppm/ °C |
| t _{REFON} | Settling time of internal reference voltage to 99.9% VREF | $I_{VREF+} = 0.5 \text{ mA}, REF2_5V = 0,$ REFON = $0 \rightarrow 1$ | 3.6 V | | | 30 | μs |
| t _{REFBURST} | Settling time of reference buffer to 99.9% VREF | l _{VREF+} = 0.5 mA, REF2_5V = 1, REFON = 1, REFBURST = 1, ADC10SR = 0 | 3 V | | | 2 | μs |



10-Bit ADC, External Reference⁽¹⁾ (MSP430G2x31 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP MAX | UNIT |
|--------------------|---|---|-----------------|-----|-----------------|----------|
| VEREF+ | Positive external reference input | VEREF+ > VEREF-, SREF1 = 1, SREF0 = 0 | | 1.4 | V _{CC} | V |
| VEREF+ | voltage range (2) | VEREF- \leq VEREF+ \leq V _{CC} $-$ 0.15 V, SREF1 = 1, SREF0 = 1 (3) | | 1.4 | 3 | v |
| VEREF- | Negative external reference input voltage range ⁽⁴⁾ | VEREF+ > VEREF- | | 0 | 1.2 | V |
| ΔVEREF | Differential external reference input voltage range, ΔVEREF = VEREF+ – VEREF- | VEREF+ > VEREF- (5) | | 1.4 | V_{CC} | V |
| | Static input current into VEDEE | $0 \text{ V} \leq \text{VEREF+} \leq \text{V}_{CC},$ SREF1 = 1, SREF0 = 0 | 3 V | | ±1 | |
| IVEREF+ | Static input current into VEREF+ | $0 \text{ V} \le \text{VEREF+} \le \text{V}_{\text{CC}} - 0.15 \text{ V} \le 3 \text{ V},$ SREF1 = 1, SREF0 = 1 ⁽³⁾ | 3 V | | 0 | μΑ |
| I _{VEREF} | Static input current into VEREF- | 0 V ≤ VEREF- ≤ V _{CC} | 3 V | | ±1 | μA |

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

10-Bit ADC, Timing Parameters (MSP430G2x31 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITION | ONS | V _{CC} | MIN | TYP N | ΙΑΧ | UNIT |
|-----------------------|-------------------------------------|--|-------------|-----------------|------|------------------|------|-------|
| 4 | ADC10 input clock | For specified performance of | ADC10SR = 0 | 3 V | 0.45 | | 6.3 | MHz |
| f _{ADC10CLK} | frequency | ADC10 linearity parameters | ADC10SR = 1 | 3 V | 0.45 | | 1.5 | IVITZ |
| f _{ADC10OSC} | ADC10 built-in oscillator frequency | | = 0, | 3 V | 3.7 | | 6.3 | MHz |
| | | ADC10 built-in oscillator, ADC10 f _{ADC10CLK} = f _{ADC10OSC} | OSSELx = 0, | 3 V | 2.06 | ; | 3.51 | |
| t _{CONVERT} | Conversion time | $f_{ADC10CLK}$ from ACLK, MCLK, or ADC10SSELx $\neq 0$ | SMCLK, | | | 13 × C10DIV × | | μs |
| t _{ADC10ON} | Turn-on settling time of the ADC | (1) | | | | | 100 | ns |

The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.

10-Bit ADC, Linearity Parameters (MSP430G2x31 Only)

| | 0 117 | _ 3 1 3 1 | ` | | , | | |
|----------------|------------------------------|---------------------------------------|-----------------|-----|------|-----|------|
| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
| Eı | Integral linearity error | | 3 V | | | ±1 | LSB |
| E _D | Differential linearity error | | 3 V | | | ±1 | LSB |
| Eo | Offset error | Source impedance R_S < 100 Ω | 3 V | | | ±1 | LSB |
| E _G | Gain error | | 3 V | | ±1.1 | ±2 | LSB |
| E _T | Total unadjusted error | | 3 V | | ±2 | ±5 | LSB |



10-Bit ADC, Temperature Sensor and Built-In V_{MID} (MSP430G2x31 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------------|---|---|-----------------|------|------|-----|-------|
| I _{SENSOR} | Temperature sensor supply current ⁽¹⁾ | REFON = 0, INCHx = 0Ah, $T_A = 25$ °C | 3 V | | 60 | | μA |
| TC _{SENSOR} | | ADC10ON = 1, INCHx = 0Ah (2) | 3 V | | 3.55 | | mV/°C |
| t _{Sensor(sample)} | Sample time required if channel 10 is selected ⁽³⁾ | ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB | 3 V | 30 | | | μs |
| I_{VMID} | Current into divider at channel 11 | ADC10ON = 1, INCHx = 0Bh | 3 V | | | (4) | μΑ |
| V _{MID} | V _{CC} divider at channel 11 | ADC10ON = 1, INCHx = 0Bh, $V_{MID} \neq 0.5 \times V_{CC}$ | 3 V | | 1.5 | | V |
| t _{VMID(sample)} | Sample time required if channel 11 is selected ⁽⁵⁾ | ADC10ON = 1, INCHx = 0Bh, Error of conversion result ≤ 1 LSB | 3 V | 1220 | | | ns |

⁽¹⁾ The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

(2) The following formula can be used to calculate the temperature sensor output voltage:

 $V_{Sensor,typ} = TC_{Sensor} (273 + T [^{\circ}C]) + V_{Offset,sensor} [mV] \text{ or}$

(4) No additional current is needed. The V_{MID} is used during sampling.

Flash Memory

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|----------------------------|---|-----------------------|-----------------|-----------------|-----------------|-----|------------------|
| V _{CC(PGM/ERASE)} | Program and erase supply voltage | | | 2.2 | | 3.6 | V |
| f _{FTG} | Flash timing generator frequency | | | 257 | | 476 | kHz |
| I _{PGM} | Supply current from V _{CC} during program | | 2.2 V, 3.6 V | | 1 | 5 | mA |
| I _{ERASE} | Supply current from V _{CC} during erase | | 2.2 V, 3.6 V | | 1 | 7 | mA |
| t _{CPT} | Cumulative program time ⁽¹⁾ | | 2.2 V, 3.6 V | | | 10 | ms |
| t _{CMErase} | Cumulative mass erase time | | 2.2 V, 3.6 V | 20 | | | ms |
| | Program/erase endurance | | | 10 ⁴ | 10 ⁵ | | cycles |
| t _{Retention} | Data retention duration | T _J = 25°C | | 100 | | | years |
| t _{Word} | Word or byte program time | (2) | | | 30 | | t _{FTG} |
| t _{Block, 0} | Block program time for first byte or word | (2) | | | 25 | | t _{FTG} |
| t _{Block, 1-63} | Block program time for each additional byte or word | (2) | | | 18 | | t _{FTG} |
| t _{Block, End} | Block program end-sequence wait time | (2) | | | 6 | | t _{FTG} |
| t _{Mass Erase} | Mass erase time | (2) | | | 10593 | | t _{FTG} |
| t _{Seg Erase} | Segment erase time | (2) | | | 4819 | | t _{FTG} |

⁽¹⁾ The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

 $V_{Sensor,typ} = TC_{Sensor} T [^{\circ}C] + V_{Sensor}(T_{A} = 0^{\circ}C) [mV]$ The typical equivalent impedance of the sensor is 51 k Ω . The sample time required includes the sensor-on time $t_{SENSOR(on)}$.

⁽⁵⁾ The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.

⁽²⁾ These values are hardwired into the Flash Controller's state machine (t_{FTG} = 1/f_{FTG}).



RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN M | AX | UNIT |
|--------------|----------------------------------|-----------------|-------|----|------|
| $V_{(RAMh)}$ | RAM retention supply voltage (1) | CPU halted | 1.6 | | V |

⁽¹⁾ This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|---|-----------------|-----------------|-------|-----|-----|------|
| f _{SBW} | Spy-Bi-Wire input frequency | | 2.2 V, 3 V | 0 | | 20 | MHz |
| t _{SBW,Low} | Spy-Bi-Wire low clock pulse length | | 2.2 V, 3 V | 0.025 | | 15 | μs |
| t _{SBW,En} | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾) | | 2.2 V, 3 V | | | 1 | μs |
| t _{SBW,Ret} | Spy-Bi-Wire return to normal operation time | | 2.2 V, 3 V | 15 | | 100 | μs |
| f _{TCK} | TCK input frequency ⁽²⁾ | | 2.2 V | 0 | | 5 | MHz |
| | TCK input frequency. | | 3 V | 0 | | 10 | MHz |
| R _{Internal} | Internal pulldown resistance on TEST | | 2.2 V, 3 V | 25 | 60 | 90 | kΩ |

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

JTAG Fuse⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | | | , | | |
|---------------------|---|-----------------------|-----|-----|------|
| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| V _{CC(FB)} | Supply voltage during fuse-blow condition | T _A = 25°C | 2.5 | | V |
| V_{FB} | Voltage level on TEST for fuse blow | | 6 | 7 | V |
| I _{FB} | Supply current into TEST during fuse blow | | | 100 | mA |
| t _{FB} | Time to blow fuse | | | 1 | ms |

(1) Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



APPLICATION INFORMATION

Port P1 Pin Schematic: P1.0 to P1.3, Input/Output With Schmitt Trigger - MSP430G2x21




Table 13. Port P1 (P1.0 to P1.3) Pin Functions - MSP430G2x21

| DINI NIA ME (D4) | | FUNCTION | CONTROL BITS/SIGNALS | | | |
|------------------|---|------------|----------------------|---------|--|--|
| PIN NAME (P1.x) | X | FUNCTION | P1DIR.x | P1SEL.x | | |
| P1.0/ | | P1.0 (I/O) | I: 0; O: 1 | 0 | | |
| TA0CLK/ | 0 | TA0CLK | 0 | 1 | | |
| ACLK | | ACLK | 1 | 1 | | |
| P1.1/ | | P1.1 (I/O) | I: 0; O: 1 | 0 | | |
| TA0.0 | 1 | TA0.CCI0A | 0 | 1 | | |
| | | TA0.0 | 1 | 1 | | |
| P1.2/ | | P1.2 (I/O) | I: 0; O: 1 | 0 | | |
| TA0.1 | 2 | TA0.CCI1A | 0 | 1 | | |
| | | TA0.1 | 1 | 1 | | |
| P1.3 | 3 | P1.3 (I/O) | I: 0; O: 1 | 0 | | |



Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger - MSP430G2x21




Table 14. Port P1 (P1.4) Pin Functions - MSP430G2x21

| DIN NAME (D4) | x | FUNCTION | CONTROL BITS / SIGNALS ⁽¹⁾ | | | |
|-----------------|---|------------|---------------------------------------|---------|-----------|--|
| PIN NAME (P1.x) | | | P1DIR.x | P1SEL.x | JTAG Mode | |
| P1.4/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | |
| SMCLK/ | 4 | SMCLK | 1 | 1 | 0 | |
| TCK | | TCK | X | Χ | 1 | |



Port P1 Pin Schematic: P1.5, Input/Output With Schmitt Trigger - MSP430G2x21




Table 15. Port P1 (P1.5) Pin Functions - MSP430G2x21

| DIN NAME (D4) | | FUNCTION | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | |
|-----------------|---|------------|---------------------------------------|---------|--------|-----------|--|
| PIN NAME (P1.x) | х | | P1DIR.x | P1SEL.x | USIP.x | JTAG Mode | |
| P1.5/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | |
| TA0.0/ | _ | TA0.0 | 1 | 1 | 0 | 0 | |
| SCLK/ | 5 | SCLK | Х | Х | 1 | 0 | |
| TMS | | TMS | X | X | 0 | 1 | |



Port P1 Pin Schematic: P1.6, Input/Output With Schmitt Trigger - MSP430G2x21




Table 16. Port P1 (P1.6) Pin Functions - MSP430G2x21

| DIN NAME (D4 v) | | FUNCTION | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | |
|-----------------|---|------------|---------------------------------------|---------|--------|-----------|--|--|
| PIN NAME (P1.x) | X | FUNCTION | P1DIR.x | P1SEL.x | USIP.x | JTAG Mode | | |
| P1.6/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | | |
| TA0.1/ | | TA0.1 | 1 | 1 | 0 | 0 | | |
| | 6 | TA0.CCI1B | 0 | 1 | 0 | 0 | | |
| SDO/SCL/ | | SDO/SCL | X | X | 1 | 0 | | |
| TDI/TCLK | | TDI/TCLK | Х | X | 0 | 1 | | |



Port P1 Pin Schematic: P1.7, Input/Output With Schmitt Trigger - MSP430G2x21




Table 17. Port P1 (P1.7) Pin Functions - MSP430G2x21

| PIN NAME (P(1.x) | | FUNCTION | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | |
|------------------|---|------------|---------------------------------------|---------|--------|-----------|--|--|
| | | FONCTION | P1DIR.x | P1SEL.x | USIP.x | JTAG Mode | | |
| P1.7/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | | |
| SDI/SDA/ | 7 | SDI/SDA | X | X | 1 | 0 | | |
| TDO/TDI | | TDO/TDI | X | X | 0 | 1 | | |



Port P1 Pin Schematic: P1.0 to P1.2, Input/Output With Schmitt Trigger - MSP430G2x31




Table 18. Port P1 (P1.0 to P1.2) Pin Functions - MSP430G2x31

| | | | CONTR | OL BITS / SIG | NALS ⁽¹⁾ |
|-----------------|---|------------|------------|---------------|---------------------------|
| PIN NAME (P1.x) | x | FUNCTION | P1DIR.x | P1SEL.x | ADC10AE.x (INCH.y = 1) |
| P1.0/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 |
| TA0CLK/ | 0 | TA0.TACLK | 0 | 1 | 0 |
| ACLK/ | 0 | ACLK | 1 | 1 | 0 |
| A0 | | A0 | X | Х | 1 (y = 0) |
| P1.1/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 |
| TA0.0/ | | TA0.0 | 1 | 1 | 0 |
| | 1 | TA0.CCI0A | 0 | 1 | 0 |
| A1 | | A1 | X | Х | 1 (y = 1) |
| P1.2/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 |
| TA0.1/ | | TA0.1 | 1 | 1 | 0 |
| | 2 | TA0.CCI1A | 0 | 1 | 0 |
| A2/ | | A2 | X | Х | 1 (y = 2) |

(1) X = don't care



Port P1 Pin Schematic: P1.3, Input/Output With Schmitt Trigger - MSP430G2x31




Table 19. Port P1 (P1.3) Pin Functions - MSP430G2x31

| | | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | |
|-----------------|---|------------|---------------------------------------|---------|---------------------------|--|--|
| PIN NAME (P1.x) | x | x FUNCTION | P1DIR.x | P1SEL.x | ADC10AE.x (INCH.x = 1) | | |
| P1.3/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | | |
| ADC10CLK/ | | ADC10CLK | 1 | 1 | 0 | | |
| A3/ | 3 | A3 | Х | Х | 1 (y = 3) | | |
| VREF-/ | | VREF- | Х | Х | 1 | | |
| VEREF- | | VEREF- | Х | Х | 1 | | |

(1) X = don't care



Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger - MSP430G2x31






Table 20. Port P1 (P1.4) Pin Functions - MSP430G2x31

| | | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | |
|-----------------|---|------------|---------------------------------------|---------|---------------------------|--------------|--|--|
| PIN NAME (P1.x) | x | FUNCTION | P1DIR.x | P1SEL.x | ADC10AE.x (INCH.x = 1) | JTAG Mode | | |
| P1.4/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | | |
| SMCLK/ | | SMCLK | 1 | 1 | 0 | 0 | | |
| A4/ | 4 | A4 | Х | Х | 1 (y = 4) | 0 | | |
| VREF+/ | 4 | VREF+ | Х | Х | 1 | 0 | | |
| VEREF+/ | | VEREF+ | Х | Χ | 1 | 0 | | |
| TCK | | TCK | Х | Х | 0 | 1 | | |

(1) X = don't care

Port P1 Pin Schematic: P1.5, Input/Output With Schmitt Trigger - MSP430G2x31







Table 21. Port P1 (P1.5) Pin Functions - MSP430G2x31

| | | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | | | |
|-----------------|---|------------|---------------------------------------|---------|--------|---------------------------|--------------|--|--|--|
| PIN NAME (P1.x) | x | FUNCTION | P1DIR.x | P1SEL.x | USIP.x | ADC10AE.x (INCH.x = 1) | JTAG Mode | | | |
| P1.5/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | | | |
| TA0.0/ | | TA0.0 | 1 | 1 | 0 | 0 | 0 | | | |
| A5/ | 5 | A5 | Х | Х | Х | 1 (y = 5) | 0 | | | |
| SCLK/ | | SCLK | Х | Х | 1 | 0 | 0 | | | |
| TMS | | TMS | Х | Х | 0 | 0 | 1 | | | |

(1) X = don't care

Port P1 Pin Schematic: P1.6, Input/Output With Schmitt Trigger - MSP430G2x31



USI in I2C mode: Output driver drives low level only. Driver is disabled in JTAG mode.




Table 22. Port P1 (P1.6) Pin Functions - MSP430G2x31

| | | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | | |
|-----------------|---|------------|---------------------------------------|---------|--------|---------------------------|--------------|--|--|
| PIN NAME (P1.x) | x | FUNCTION | P1DIR.x | P1SEL.x | USIP.x | ADC10AE.x (INCH.x = 1) | JTAG Mode | | |
| P1.6/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | | |
| TA0.1/ | | TA0.1 | 1 | 1 | 0 | 0 | 0 | | |
| | 6 | TA0.CCR1B | 0 | 1 | 0 | 0 | 0 | | |
| A6/ | 6 | A6 | X | Х | 0 | 1 (y = 6) | 0 | | |
| SDO/ | | SDO | X | Х | 1 | 0 | 0 | | |
| TDI/TCLK | | TDI/TCLK | Х | Х | 0 | 0 | 1 | | |

⁽¹⁾ X = don't care



Port P1 Pin Schematic: P1.7, Input/Output With Schmitt Trigger - MSP430G2x31



USI in I2C mode: Output driver drives low level only. Driver is disabled in JTAG mode.

Table 23. Port P1 (P1.7) Pin Functions - MSP430G2x31

| | | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | | | |
|-----------------|---|------------|---------------------------------------|---------|--------|---------------------------|--------------|--|--|--|
| PIN NAME (P1.x) | X | FUNCTION | P1DIR.x | P1SEL.x | USIP.x | ADC10AE.x (INCH.x = 1) | JTAG Mode | | | |
| P1.7/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | | | |
| A7/ | 7 | A7 | Х | Χ | 0 | 1 (y = 7) | 0 | | | |
| SDI/SDO | ′ | SDI/SDO | Х | Χ | 1 | 0 | 0 | | | |
| TDO/TDI | | TDO/TDI | Х | Х | 0 | 0 | 1 | | | |

(1) X = don't care



Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger – MSP430G2x21 and MSP430G2x31




Table 24. Port P2 (P2.6) Pin Functions - MSP430G2x21 and MSP430G2x31

| DIN NAME (D2 v) | , | FUNCTION | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | |
|-----------------|---|----------------------|---------------------------------------|---------|---------|--|--|
| PIN NAME (P2.x) | X | FUNCTION | P2DIR.x | P2SEL.6 | P2SEL.7 | | |
| XIN | | XIN | 0 | 1 | 1 | | |
| P2.6 | 6 | P2.x (I/O) | I: 0; O: 1 | 0 | Χ | | |
| TA0.1 | | TA0.1 ⁽²⁾ | 1 | 1 | Х | | |

(1) X = don't care

(2) BCSCTL3.LFXT1Sx = 11 is required.



Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger – MSP430G2x21 and MSP430G2x31




Table 25. Port P2 (P2.7) Pin Functions – MSP430G2x21 and MSP430G2x31

| PIN NAME (P2.x) | | FUNCTION | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | |
|-----------------|----------|------------|---------------------------------------|---------|---------|--|--|--|
| PIN NAME (P2.X) | X | FUNCTION | P2DIR.x | P2SEL.6 | P2SEL.7 | | | |
| XOUT | 7 | XOUT | 1 | 1 | 1 | | | |
| P2.7 | ' | P2.x (I/O) | I: 0; O: 1 | Х | 0 | | | |

(1) X = don't care



REVISION HISTORY

| REVISION | DESCRIPTION |
|----------|---|
| SLAS694 | Limited Product Preview release |
| SLAS694A | Updated Product Preview release. Changes throughout for sampling. |
| SLAS694B | Updated Product Preview release |
| SLAS694C | Production Data release |
| SLAS694D | Updated Table 12, Table 15, Table 16, Table 17, Table 19, Table 20, Table 21, Table 24, Table 25. Updated MSP430G2x31 port schematics: P1.0 to P1.3, P1.5, P1.6, P1.7. |
| SLAS694E | Updated Table 20, Table 21, Table 24. Updated MSP430G2x31 port schematics: P1.3, P1.4. |
| SLAS694F | Corrected TA0.1 signal description in Table 2. Added ADC10SA register to Table 11. Added ADC10DTC1 and ADC10DTC0 registers to Table 12. Corrected control bits in Table 13. Corrected control bits in Table 25. |
| SLAS694G | Changed T _{stg} , Programmed device, to -40°C to 150°C in Absolute Maximum Ratings. |
| SLAS694H | Changed T _{stg} , Programmed device, to -55°C to 150°C in Absolute Maximum Ratings. Changed f _{SYSTEM} MAX at V _{CC} = 1.8 V from 4.15 to 6 MHz in Recommended Operating Conditions. |
| SLAS694I | Corrected all port schematics (added buffer after PxOUT.y mux) in APPLICATION INFORMATION |
| SLAS694J | Recommended Operating Conditions, Added test conditions for typical values. POR, BOR, Added note (2). |





4-Feb-2021

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|--------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| MSP430G2121IN14 | ACTIVE | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MSP430G2121 | Samples |
| MSP430G2121IPW14 | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2121 | Samples |
| MSP430G2121IPW14R | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2121 | Samples |
| MSP430G2121IRSA16R | ACTIVE | QFN | RSA | 16 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430G 2121 | Samples |
| MSP430G2121IRSA16T | ACTIVE | QFN | RSA | 16 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430G 2121 | Samples |
| MSP430G2131IN14 | ACTIVE | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MSP430G2131 | Samples |
| MSP430G2131IPW14 | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2131 | Samples |
| MSP430G2131IPW14R | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2131 | Samples |
| MSP430G2131IRSA16R | ACTIVE | QFN | RSA | 16 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430G 2131 | Samples |
| MSP430G2131IRSA16T | ACTIVE | QFN | RSA | 16 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430G 2131 | Samples |
| MSP430G2221IN14 | ACTIVE | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MSP430G2221 | Samples |
| MSP430G2221IPW14 | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2221 | Samples |
| MSP430G2221IPW14R | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2221 | Samples |
| MSP430G2221IRSA16R | ACTIVE | QFN | RSA | 16 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430G 2221 | Samples |
| MSP430G2221IRSA16T | ACTIVE | QFN | RSA | 16 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430G 2221 | Samples |
| MSP430G2231IN14 | ACTIVE | PDIP | N | 14 | 25 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MSP430G2231 | Samples |
| MSP430G2231IPW14 | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2231 | Samples |
| MSP430G2231IPW14R | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2231 | Samples |
| MSP430G2231IRSA16R | ACTIVE | QFN | RSA | 16 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430G | Samples |



PACKAGE OPTION ADDENDUM

4-Feb-2021

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|--------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|----------------------|---------|
| | | | | | | | | | | 2231 | |
| MSP430G2231IRSA16T | ACTIVE | QFN | RSA | 16 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | M430G 2231 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430G2231:



PACKAGE OPTION ADDENDUM

4-Feb-2021

Automotive: MSP430G2231-Q1

● Enhanced Product: MSP430G2231-EP

NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 11-Aug-2023


TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| MSP430G2121IPW14R | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| MSP430G2121IRSA16R | QFN | RSA | 16 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2121IRSA16T | QFN | RSA | 16 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2131IRSA16R | QFN | RSA | 16 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2131IRSA16T | QFN | RSA | 16 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2221IRSA16R | QFN | RSA | 16 | 3000 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2221IRSA16T | QFN | RSA | 16 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |
| MSP430G2231IRSA16T | QFN | RSA | 16 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q2 |



www.ti.com 11-Aug-2023




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430G2121IPW14R | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| MSP430G2121IRSA16R | QFN | RSA | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430G2121IRSA16T | QFN | RSA | 16 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430G2131IRSA16R | QFN | RSA | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430G2131IRSA16T | QFN | RSA | 16 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430G2221IRSA16R | QFN | RSA | 16 | 3000 | 367.0 | 367.0 | 35.0 |
| MSP430G2221IRSA16T | QFN | RSA | 16 | 250 | 210.0 | 185.0 | 35.0 |
| MSP430G2231IRSA16T | QFN | RSA | 16 | 250 | 210.0 | 185.0 | 35.0 |



www.ti.com 11-Aug-2023

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| MSP430G2121IN14 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| MSP430G2121IPW14 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| MSP430G2121IPW14 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| MSP430G2131IN14 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| MSP430G2131IPW14 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| MSP430G2131IPW14 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| MSP430G2221IN14 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| MSP430G2221IPW14 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| MSP430G2221IPW14 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| MSP430G2231IN14 | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| MSP430G2231IPW14 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| MSP430G2231IPW14 | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No—leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RSA (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES:

A. All linear dimensions are in millimeters



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated