

25-BIT CONFIGURABLE REGISTERED BUFFER

FEATURES

- Member of the Texas Instruments Widebus+™ Family
- **Pinout Optimizes DDR2 DIMM PCB Layout**
- Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer
- **Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power** Consumption
- **Output Edge-Control Circuitry Minimizes** Switching Noise in an Unterminated Line

- Supports SSTL 18 Data Inputs
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the Control and RESET Inputs
- Supports Industrial Temperature Range (-40°C to 85°C)
- **RESET** Input Disables Differential Input Receivers, Resets All Registers, and Forces **All Outputs Low**

DESCRIPTION

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. In the 1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout configuration, two devices per DIMM are required to drive 18 SDRAM loads.

All inputs are SSTL_18, except the reset (RESET) and control (Cn) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL 18 specifications.

The SN74SSTUB32864 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high). C0 and C1 should not be switched during normal operation. They should be hard-wired to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration, the A6, D6, and H6 terminals are driven low and are do-not-use (DNU) pins.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and <u>CLK.</u> Therefore, no timing relationship can be ensured between the two. When entering reset, the register is cleared, and the data outputs are driven low quickly, relative to the time required to disable the differential input receivers. However, when coming out of reset, the register becomes active quickly, relative to the time required to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the SN74SSTUB32864 ensures that the outputs remain low, thus ensuring there will be no glitches on the output.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

The device supports low-power standby operation. When \overline{RESET} is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low, except QERR. The LVCMOS RESET and Cn inputs always must be held at a valid logic high or low level.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	LFBGA-ZKE	Tape and reel	SN74SSTUB32864ZKER	SB864	

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Widebus+ is a trademark of Texas Instruments.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The device also supports low-power active operation by monitoring both system chip select (\overline{DCS} and \overline{CSR}) inputs and gates the Qn outputs from changing states when both \overline{DCS} and \overline{CSR} inputs are high. If either DCS or CSR input is low, the Qn outputs function normally. The \overline{RESET} input has priority over the \overline{DCS} and \overline{CSR} control and, when driven low, forces the Qn outputs low. If the \overline{DCS} control functionality is not desired, the \overline{CSR} input can be hard-wired to ground, in which case the setup-time requirement for \overline{DCS} is the same as for the other D data inputs. To control the low-power mode with \overline{DCS} only, the \overline{CSR} input should be pulled up to V_{CC} through a pullup resistor.

The two V_{REF} pins (A3 and T3) are connected together internally by approximately 150 Ω . However, it is necessary to connect only one of the two V_{REF} pins to the external V_{REF} power supply. An unused V_{REF} pin should be terminated with a V_{REF} coupling capacitor.





Terminal Assignments for 1:1 Register-A (C0 = 0, C1 = 0)

	1	2	3	4	5	6
Α	D1 (DCKE)	NC	V_{REF}	V _{CC}	Q1 (QCKE)	DNU
В	D2	D15	GND	GND	Q2	Q15
S	D3	D16	V _{CC}	V _{CC}	Q3	Q16
D	D4 (DODT)	NC	GND	GND	Q4 (QODT)	DNU
E	D5	D17	V _{CC}	V _{CC}	Q5	Q17
F	D6	D18	GND	GND	Q6	Q18
G	NC	RESET	V _{CC}	V _{CC}	C1	C0
Н	CLK	D7 (DCS)	GND	GND	Q7 (QCS)	DNU
J	CLK	CSR	V _{CC}	V_{CC}	NC	NC
K	D8	D19	GND	GND	Q8	Q19
L	D9	D20	V _{CC}	V_{CC}	Q9	Q20
М	D10	D21	GND	GND	Q10	Q21
N	D11	D22	V _{CC}	V_{CC}	Q11	Q22
Р	D12	D23	GND	GND	Q12	Q23
R	D13	D24	V _{CC}	V _{CC}	Q13	Q24
Т	D14	D25	V_{REF}	V _{cc}	Q14	Q25


Each pin name in parentheses indicates the DDR2 DIMM signal name.

DNU - Do not use

NC - No internal connection




Logic Diagram for 1:1 Register Configuration (Positive Logic); C0 = 0, C1 = 0



To 21 Other Channels (D3, D5, D6, D8-D25)





	1	2	3	4	5	6
Α	D1 (DCKE)	NC	V_{REF}	V _{CC}	Q1A (QCKEA)	Q1B (QCKEB)
В	D2	DNU	GND	GND	Q2A	Q2B
s	D3	DNU	V_{CC}	V _{CC}	Q3A	Q3B
D	D4 (DODT)	NC	GND	GND	Q4A (QODTA)	Q4B(QODTB)
Е	D5	DNU	V_{CC}	V _{CC}	Q5A	Q5B
F	D6	DNU	GND	GND	Q6A	Q6B
G	NC	RESET	V_{CC}	V _{CC}	C1	C0
Н	CLK	D7 (DCS)	GND	GND	Q7A (QCSA)	Q7B (QCSB)
J	CLK	CSR	V_{CC}	V _{CC}	NC	NC
K	D8	DNU	GND	GND	Q8A	Q8B
L	D9	DNU	V_{CC}	V _{CC}	Q9A	Q9B
М	D10	DNU	GND	GND	Q10A	Q10B
N	D11	DNU	V_{CC}	V _{CC}	Q11A	Q11B
Р	D12	DNU	GND	GND	Q12A	Q12B
R	D13	DNU	V_{CC}	V _{CC}	Q13A	Q13B
T	D14	DNU	V_{REF}	V_{CC}	Q14A	Q14B


Each pin name in parentheses indicates the DDR2 DIMM signal name.

DNU - Do not use


NC - No internal connection



Logic Diagram for 1:2 Register-A Configuration (Positive Logic); C0 = 0, C1 = 1







Terminal Assignments for 1:2 Register-b (C0 = 1, C1 = 1)

	1	2	3	4	5	6
Α	D1	NC	V_{REF}	V_{CC}	Q1A	Q1B
В	D2	DNU	GND	GND	Q2A	Q2B
S	D3	DNU	V_{CC}	V_{CC}	Q3A	Q3B
D	D4	NC	GND	GND	Q4A	Q4B
Ε	D5	DNU	V_{CC}	V_{CC}	Q5A	Q5B
F	D6	DNU	GND	GND	Q6A	Q6B
G	NC	RESET	V_{CC}	V_{CC}	C1	C0
Н	CLK	D7 (DCS)	GND	GND	Q7A (QCSA)	Q7B (QCSB)
J	CLK	CSR	V_{CC}	V_{CC}	NC	NC
Κ	D8	DNU	GND	GND	Q8A	Q8B
L	D9	DNU	V_{CC}	V_{CC}	Q9A	Q9B
М	D10	DNU	GND	GND	Q10A	Q10B
N	D11 (DODT)	DNU	V_{CC}	V_{CC}	Q11A (QODTA)	Q11B (QODTB)
Р	D12	DNU	GND	GND	Q12A	Q12B
R	D13	DNU	V_{CC}	V_{CC}	Q13A	Q13B
T	D14 (DCKE)	DNU	V_{REF}	V_{CC}	Q14A (QCKEA)	Q14B (QCKEB)


Each pin name in parentheses indicates the DDR2 DIMM signal name.

DNU - Do not use

NC - No internal connection



Logic Diagram for 1:2 Register-B Configuration C0 = 1, C1 = 1



To 10 Other Channels (D2-D6, D8-D10, D12-D13)



TERMINAL FUNCTIONS

TERMINAL NAME	DESCRIPTION	ELECTRICAL CHARACTERISTICS
GND	Ground	Ground input
V _{CC}	Power-supply voltage	1.8 V nominal
V_{REF}	Input reference voltage	0.9 V nominal
CLK	Positive master clock input	Differential input
CLK	Negative master clock input	Differential input
C0, C1	Configuration control input. Register A or Register B and 1:1 mode or 1:2 mode select.	LVCMOS inputs
RESET	Asynchronous reset input. Resets registers and disables V _{REF} , data, and clock differential-input receivers. When RESET is low, all Q outputs are forced low and the QERR output is forced high.	LVCMOS input
D1-D25	Data input. Clocked in on the crossing of the rising edge of CLK and the falling edge of CLK.	SSTL_18 inputs
CSR, DCS	Chip select inputs. Disables D1–D25 ⁽¹⁾ outputs switching when both inputs are high	SSTL_18 inputs
DODT	The outputs of this register bit will not be suspended by the DCS and CSR control.	SSTL_18 input
DCKE	The outputs of this register bit will not be suspended by the DCS and CSR control.	SSTL_18 input
Q1-Q25 ⁽²⁾	Data outputs that are suspended by the $\overline{\text{DCS}}$ and $\overline{\text{CSR}}$ control.	1.8 V CMOS outputs
QCS	Data output that will not be suspended by the DCS and CSR control	1.8 V CMOS output
QODT	Data output that will not be suspended by the DCS and CSR control	1.8 V CMOS output
QCKE	Data output that will not be suspended by the DCS and CSR control	1.8 V CMOS output
NC	No internal connection	
DNU	Do not use. Inputs are in standby-equivalent mode, and outputs are driven low.	

- (1) Data inputs = D2, D3, D5, D6, D8-D25 when C0 = 0 and C1 = 0 Data inputs = D2, D3, D5, D6, D8-D14 when C0 = 0 and C1 = 1
 - Data inputs = D1-D6, D8-D10, D12, D13 when C0 = 1 and C1 = 1.D
- 2) Data outputs = Q2, Q3, Q5, Q6, Q8-Q25 when C0 = 0 and C1 = 0 Data outputs = Q2, Q3, Q5, Q6, Q8-Q14 when C0 = 0 and C1 = 1
 - Data outputs = Q1-Q6, Q8-Q10, Q12, Q13 when C0 = 1 and C1 = 1.

FUNCTION TABLE

	INPUTS							
RESET	DCS	CSR	CLK	CLK	Dn	Qn		
Н	L	X	↑	\downarrow	L	L		
Н	L	X	↑	\downarrow	Н	Н		
Н	X	L	↑	\downarrow	L	L		
Н	X	L	↑	\downarrow	Н	Н		
Н	Н	Н	↑	\downarrow	X	Q_0		
Н	X	X	L or H	L or H	X	Q_0		
L	X or Floating	L						

FUNCTION TABLE

	INPUTS					
RESET	CLK	CLK	$DCKE, \overline{DCS}, \overline{DODT}$	QCKE, $\overline{\text{QCS}}$, QODT		
Н	↑	\downarrow	Н	Н		
Н	↑	\downarrow	L	L		
Н	L or H	L or H	X	Q_0		
L	X or Floating	X or Floating	X or Floating	L		



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

			VALUE	UNIT
V_{CC}	Supply voltage range		-0.5 to 2.5	V
V_{I}	Input voltage range (2) (3)		-0.5 to V _{CC} + 0.5	V
Vo	Output voltage range (2) (3)		-0.5 to V _{CC} + 0.5	V
I _{IK}	Input clamp current, $(V_I < 0 \text{ or } V_I > V_{CC})$		±50	mA
I _{OK}	Output clamp current, (V _O < 0 or V _O > V _O	cc)	±50	mA
Io	Continuous output current (V _O = 0 to V _{CO}	s)	±50	mA
I _{CC}	Continuous current through each V _{CC} or	GND	±100	mA
		No airflow	39.8	
_	Thermal impedance,	Airflow 150 ft/min	34.1	
$R_{\theta JA}$	Thermal impedance, junction-to-ambient (4)	Airflow 250 ft/min	33.6	K/W
		Airflow 500 ft/min	32.5	
$R_{\theta JB}$	Thermal resistance, junction-to-board (4)	No airflow	14.5	
T _{stg}	Storage temperature range		-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		1.7		1.9	V
V_{REF}	Reference voltage		0.49 × V _{CC}	$0.5 \times V_{CC}$	0.51 × V _{CC}	V
V _{TT}	Termination voltage		V _{REF} -40 mV	V_{REF}	V _{REF} + 40 mV	V
VI	Input voltage		0		VCC	V
V _{IH}	AC high-level input voltage	Data inputs, CSR	V _{REF} + 250 mV			V
V _{IL}	AC low-level input voltage	Data inputs, CSR			V _{REF} -250 mV	V
V_{IH}	DC high-level input voltage	Data inputs, CSR	V _{REF} + 125 mV			V
V _{IL}	DC low-level input voltage	Data inputs, CSR			V _{REF} -125 mV	V
V _{IH}	High-level input voltage	RESET, C _n	$0.65 \times V_{CC}$			V
V _{IL}	Low-level input voltage	RESET, C _n			$0.35 \times V_{CC}$	V
V _{ICR}	Common-mode input voltage range	CLK, CLK	0.675		1.125	V
V _{I(PP)}	Peak-to-peak input voltage	CLK, CLK	600			mV
I _{OH}	High-level output current	Q outputs			-8	mA
I _{OL}	Low-level output current	Q outputs			8	mA
T _A	Operating free-air temperature		-40		85	°C

⁽¹⁾ The RESET and Cn inputs of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. See the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

Submit Documentation Feedback

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ This value is limited to 2.5 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP ⁽¹⁾	MAX	UNIT
V	O outputo	$I_{OH} = -100 \mu A$		1.7V to 1.9V	V _{CC} -0.2			V
V _{OH}	Q outputs	I _{OH} = -6 mA		1.7V	1.3			V
V	Q outputs	I _{OL} = 100 μA		1.7V to 1.9V			0.2	V
V _{OL}	Q outputs	I _{OL} = 6 mA		1.7V			0.4	V
I_{\parallel}	All inputs ⁽²⁾	$V_I = V_{CC}$ or GND		1.9V			±5	μΑ
	Static standby	RESET = GND					200	μΑ
I _{CC}	Static operating	$\overline{\text{RESET}} = V_{\text{CC}}, V_{\text{I}} = V_{\text{IH(AC)}} \text{ or } V_{\text{IL(AC)}}$	I _O = 0	1.9V			40	mA
	Dynamic operating – clock only					45		μΑ/MHz
I _{CCD}	Dynamic operating – per each data input, 1:1 configuration	ach data input, 1:1 RESET = V_{CC} , $V_{I} = V_{IH(AC)}$ or I_{O}	I _O = 0	1.8V		43		μΑ clock MHz/
	Dynamic operating – per each data input, 1:2 configuration	switching at one-half clock frequency, 50% duty cycle				60		D input
	Chip-select-enabled low-power active mode – clock only	$\label{eq:RESET} \hline \textbf{RESET} = \textbf{V}_{CC}, \ \textbf{V}_{I} = \textbf{V}_{IH(AC)} \ \text{or} \\ \textbf{V}_{IL(AC)}, \ \textbf{CLK} \ \text{and} \ \overline{\textbf{CLK}} \ \text{switching} \\ 50\% \ \text{duty cycle} \\ \hline$				45		μΑ/MHz
I _{CCDLP}	Chip-select-enabled low-power active mode - 1:1 configuration	RESET = V _{CC} , V _I = V _{IH(AC)} or V _{IL(AC)} , CLK and CLK switching	I _O = 0	1.8V		2		μΑ clock MHz/
	Chip-select-enabled low-power active mode – 1:2 configuration	50% duty cycle, one data input switching at one-half clock frequency, 50% duty cycle				3		D input
	Data inputs, CSR	$V_I = V_{REF} \pm 250 \text{ mV}$			2.5	3	3.5	
Ci	CLK, CLK	$V_{ICR} = 0.9 \text{ V}, V_{I(PP)} = 600 \text{ mV}$		1.8V	2		3	pF
	RESET	$V_I = V_{CC}$ or GND				4		

All typical values are at V_{CC} = 1.8 V, T_A = 25°C. Each V_{REF} pin (A3 or T3) should be tested independently, with the other (untested) pin open.



TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2 and (1)

			V _{CC} = 1.8 V	± 0.1 V	UNIT
			MIN	MAX	UNII
fclock	Clock freque	ency		410	MHz
tw	Pulse durati	on, CLK, CLK high or low	1		ns
tact	Differential i	nputs active time ⁽²⁾		10	ns
tinact	Differential i	nputs inactive time ⁽³⁾		15	ns
		$\overline{\text{DCS}}$ before $\text{CLK}\uparrow$, $\overline{\text{CLK}}\downarrow$, $\overline{\text{CSR}}$ high; $\overline{\text{CSR}}$ before $\text{CLK}\uparrow$, $\overline{\text{CLK}}\downarrow$, $\overline{\text{DCS}}$ high	600		
t _{su}	Setup time	DCS before CLK↑, CLK↓, CSR low	500		ps
		DODT, DCKE, and Data before CLK↑, CLK↓	500		
t _h	Hold time	$\overline{\text{DCS}}$, DODT, DCKE, and Data after CLK \uparrow , $\overline{\text{CLK}}\downarrow$	400		ps

⁽¹⁾ All inputs slew rate is 1 V/ns ± 20%.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		FROM	ТО	$V_{CC} = 1.8 \text{ V} \pm 0$	0.1 V	UNIT
		(INPUT)	(OUTPUT)	MIN	MAX	UNII
f _{max}	See Figure 2			410		MHz
t _{pdm}	Production test, See Figure 1	CLK and CLK	Q	0.4	0.8	ns
t _{RPHL} ⁽¹⁾	See Figure 2	RESET	Q		3	ns

⁽¹⁾ Includes 350-ps test-load transmission-line delay.

OUTPUT SLEW RATES

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	ТО	TO $V_{CC} = 1.8 \text{ V} \pm 0.1 \text{ V}$			
PARAMETER	FROW	10	MIN	UNIT		
dV/dt_r	20%	80%	1	4	V/ns	
dV/dt_f	80%	20%	1	4	V/ns	
$dV/dt_\Delta^{(1)}$	20% or 80%	80% or 20%		1	V/ns	

(1) Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate).

12

V_{REF} must be held at a valid input level, and data inputs must be held low for a minimum time of t_{act} max, after RESET is taken high.

V_{REF}, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of t_{inact} max, after RESET is taken low.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Output Load For Production Test


PROPAGATION DELAY (Design Goal as per JEDEC Specification)

PARAMETER	FROM	то	V _{CC} = 1.8 V	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX		UNII	
t _{pdm} ⁽¹⁾	CLK and CLK	Q	1.1	1.5	ns	
t _{pdmss} ⁽²⁾	CLK and CLK	Q		1.6	ns	

⁽¹⁾ Includes 350 psi test-load transmission delay line

⁽²⁾ Includes 350 psi test-load transmission delay line





NOTES: A. C_L includes probe and jig capacitance.

- B. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and I_{O} = 0 mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, input slew rate = 1 V/ns \pm 20% (unless otherwise noted).
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $V_{REF} = V_{TT} = V_{CC}/2$
- F. $V_{IH} = V_{REF} + 250$ mV (ac voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVCMOS input.
- G. $V_{IL} = V_{REF} 250$ mV (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
- H. $V_{I(PP)} = 600 \text{ mV}$
- I. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Data Output Load Circuit and Voltage Waveforms



APPLICATION INFORMATION

The typical values below are for standard raw cards. Test equipment used was the JEDEC register validation board using pattern 0x43, 0x4F, and 0x5A.

Table 1. Raw Card Values (1) (2)

RAW CARD	t _{pd}	mss	OVERSHOOT
	MIN	MAX	
A/F	1.2 ns	1.6 ns	140 mV
B/G	1.3 ns	2.0 ns	430 mV
C/H	1.3 ns	2.0 ns	430 mV

⁽¹⁾ All values are valid under nominal conditions and minimum/maximum of typical signals on one typical DIMM.

Submit Documentation Feedback

⁽²⁾ Measurements include all jitter and ISI effects.

www.ti.com 26-May-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74SSTUB32864NMJR	ACTIVE	NFBGA	NMJ	96	1000	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	SB864	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Oct-2022


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74SSTUB32864NMJR	NFBGA	NMJ	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1

PACKAGE MATERIALS INFORMATION


www.ti.com 26-Oct-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74SSTUB32864NMJR	NFBGA	NMJ	96	1000	350.0	350.0	43.0

PLASTIC BALL GRID ARRAY




NOTES:

NanoFree is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated