

www.maxim-ic.com

GENERAL DESCRIPTION

The DS21Q348 design kit is an evaluation board for the DS21Q348 3.3V E1/T1/J1 line interface. The DS21Q348DK is intended to be used as a daughter card with either the DK2000 or the DK101 motherboards. The board comes complete with a line interface unit (LIU), transformers, termination resistors, configuration switches, network connectors, and an interface to the motherboard.

ORDERING INFORMATION

PART	DESCRIPTION
DS21Q348DK	DS21Q348 (Quad BGA) Design Kit

DS21Q348DK 3.3V E1/T1/J1 Line Interface Design Kit Daughter Card

FEATURES

- Expedites New Designs by Eliminating First-Pass Prototyping
- Interfaces Directly to the DK101 or DK2000 Motherboards
- Demonstrates Key Functions of the DS21Q348
- High-Level Software Provides Visual Access to Registers
- Software-Controlled (Register Mapped) Configuration Switches to Facilitate Clock and Signal Routing
- BNC Connections for 75Ω E1
- Bantam and RJ48 Connectors for 120Ω E1 and 100Ω T1
- Multitap Transformer Facilitates True Impedance Matching for 75Ω and 120Ω/100Ω Paths



DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
1	1	3.3V E1/T1/J1 line interface, 0°C to +70°C, 144-pin BGA	Dallas Semiconductor	DS21Q348
C1, C2, C6, C10, C12, C22, C24	7	0.47µF 10%, 25V ceramic capacitors (1206)	Digi-Key	PCC1891CT-ND
C13–C16	4	0.1μF 10%, 25V ceramic capacitors (1206)	Digi-Key	PCC1883CT-ND
C17–C20	4	1µF 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C3–C5, C7, C8, C11, C21, C23, C25, C26	10	0.1μF 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C9	1	$10\mu F$ 20%, 16V tantalum capacitors (B case)	Digi-Key	PCS3106CT-ND
DS1–DS5	5	LED, red, SMD	Digi-Key	P500CT-ND
J1, J6–J13	9	Right-angle, 5-pin BNC connectors	Kruvand	UCBJR220
J14	1	Right-angle RJ45, 8-pin, 4-port jack	Molex	43223-8140
J15, J16	2	50-pin, dual row, vertical SMD sockets	Samtec	TFM-125-02-S-D-LC
J2	1	10-pin, dual row, vertical connector	Digi-Key	S2012-05-ND
J3–J5		8-row by 2-column pin strip, 0.1" centers, 0.025" post	NA	Lab Stock
R17, R20, R21, R25, R28–R36, R53	14	10kΩ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R18, R19, R22–R24, R26, R27	7	51.1Ω 1%, 1/10W resistors (0805)	Digi-Key	P51.1CCT-ND
R1–R16, R37–R41, R54–R57	25	0Ω 5%, 1/8W resistors (1206)	Digi-Key	P0.0ETR-ND
R42, R43	2	1.0kΩ 1%, 1/10W resistors (0805)	Digi-Key	P1.00KCCT-ND
R44–R51	8	61.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
T1–T4	4	XFMR, dual, 16-pin SMT	Pulse Engineering	TX1099
U1	1	Xilinx CPLD 72 macrocell, 100-pin TQFP, 3.3V	Avnet	XC95142XL- 10TQ100C

COMPONENT LIST

BASIC OPERATION

Hardware Configuration

Using the DK101 Processor Board:

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector is unused. Additionally, the TIM 5V supply headers are unused.)
- All processor-board DIP switch settings should be in the ON position with the exception of the flashprogramming switch, which should be OFF.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation in options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

Using the DK2000 Processor Board:

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation in options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

General:

- Upon power-up, the RCL LEDs are lit, and the INT LED is off.
- After power-up, the RCL LEDs extinguish upon external loopback.
- Due to the dual winding transformer, only the 120Ω line build-out configuration setting is needed to cover 75Ω E1 and 120Ω E1.

Quick Setup (Register View)

- The PC loads the program, offering a choice between DEMO MODE, REGISTER VIEW, and TERMINAL MODE. Select Register View.
- The program requests a definition file. Select DS21Q348DK02A0_CPLD.DEF.
- The Register View Screen appears, showing the register names, acronyms, and values. Note the CPLD def file contains a link such that the def file for the DS21Q348 is also loaded. Selection among the def files is accomplished using the drop-down box on the right-hand side of the program window.
- From the drop-down box select the DS21Q348 def file and configure register CCR3 of ports 1 through 4 with a 90h.
 - The device begins transmitting a pseudorandom bit sequence. Upon external loopback, the RCL LED extinguishes, denoting that the device has found a carrier and has successfully decoded the pseudorandom bit sequence. For more advanced configurations, please refer to the DS21Q348 data sheet.

Miscellaneous:

- Clock frequencies are provided by a register-mapped CPLD, which is on the DS21Q348 daughter card.
- The definition file for this CPLD is named DS21Q348DK02A0_CPLD.def. See CPLD Register Map definitions.

ADDRESS MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x3000000 for slot 0 0x4000000 for slot 1 0x5000000 for slot 2 0x6000000 for slot 3

All offsets in the *Daughter Card Address Map* table are relative to the beginning of the daughter card address space.

Daughter Card Address Map

OFFSET	DEVICE	FUNCTION
0X0000 to 0X0015	CPLD	Board ID, clock and signal routing
0X2000 to 0X2015	LIU Port 1	
0X3000 to 0X3015	LIU Port 2	Board is populated with either the DS21Q348 or the DS21448.
0X4000 to 0X4015	LIU Port 3	Please see the factory data sheet for details.
0X5000 to 0X5015	LIU Port 4	

Registers in the CPLD can be easily modified using ChipView, a host-based user-interface software, with the definition file named *ds21q348dk02A0_cpld.def*. This file is included as part of the design kit documentation download (accessed through the DS21Q348's quick view data sheet). The definition file for the LIU is named *DS21Q348.def*.

CPLD Register Map

OFFSET	REGISTER	TYPE	FUNCTION
0X0000	BID	Read-Only	Board ID
0X0001	—	—	Unused
0X0002	XBIDH	Read-Only	High Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	MCLK_SRC	Read-Write	MCLK Source Register
0X0012	TCLK1_SRC	Read-Write	TCLK1 Source Register
0X0013	TCLK2_SRC	Read-Write	TCLK2 Source Register
0X0014	TCLK3_SRC	Read-Write	TCLK3 Source Register
0X0015	TCLK4_SRC	Read-Write	TCLK4 Source Register

ID Registers

OFFSET	NAME	FUNCTION
0X0000	BID	Board ID. BID is read-only with a value of 0xD.
0X0002	XBIDH	High Nibble Extended Board ID. XBIDH is read-only with a value of 0x00.
0X0003	XBIDM	Middle Nibble Extended Board ID. XBIDM is read-only with a value of 0x02.
0X0004	XBIDL	Low Nibble Extended Board ID. XBIDL is read-only with a value of 0x00.
0X0005	BREV	Board FAB Revision. BREV is read-only and displays the current fab revision.
0X0006	AREV	Board Assembly Revision. AREV is read-only and displays the assembly revision.
0X0007	PREV	PLD Revision. PREV is read-only and displays the current PLD firmware revision.

Control Registers

The control registers are used set the clock frequency on the MCLK and TCLK pins. Options are 1.544MHz, 2.048MHz, external source (through AUX CLK BNC), and tri-state.

MCLK_SRC: MCLK SOURCE (OFFSET = 0x0011) INITIAL VALUE = 0x1

(MSB)							(LSB)
_	_	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ
				•			

NAME	POSITION	FUNCTION
HI_Z	MCLK_SRC.3	1 = Tri-state MCLK.
EXTOSC	MCLK_SRC.2	1 = Connect MCLK to the external oscillator.
2048MHZ	MCLK_SRC.1	1 = Connect MCLK to the 2.048MHz clock.
1544MHZ	MCLK_SRC.0	1 = Connect MCLK to the 1.544MHz clock.

TCLK1_SRC: TCLK SOURCE (OFFSET = 0x0012) INITIAL VALUE = 0x1

(MSB)						(LSB)
—		—	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK1_SRC.3	1 = Tri-state TCLK1.
EXTOSC	TCLK1_SRC.2	1 = Connect TCLK1 to the external oscillator.
2048MHZ	TCLK1_SRC.1	1 = Connect TCLK1 to the 2.048MHz clock.
1544MHZ	TCLK1_SRC.0	1 = Connect TCLK1 to the 1.544MHz clock.

TCLK2_SRC: TCLK SOURCE (OFFSET = 0x0013) INITIAL VALUE = 0x1

(MSB)					(LSB)
		 HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK2_SRC.3	1 = Tri-state TCLK2.
EXTOSC	TCLK2_SRC.2	1 = Connect TCLK2 to the external oscillator.
2048MHZ	TCLK2_SRC.1	1 = Connect TCLK2 to the 2.048MHz clock.
1544MHZ	TCLK2_SRC.0	1 = Connect TCLK2 to the 1.544MHz clock.

TCLK3_SRC: TCLK SOURCE (OFFSET = 0x0014) INITIAL VALUE = 0x1

(MSB)							(LSB)
—	_		_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME	POSITION	FUNCTION
HI_Z	TCLK3_SRC.3	1 = Tri-state TCLK3.
EXTOSC	TCLK3_SRC.2	1 = Connect TCLK3 to the external oscillator.
2048MHZ	TCLK3_SRC.1	1 = Connect TCLK3 to the 2.048MHz clock.
1544MHZ	TCLK3_SRC.0	1 = Connect TCLK3 to the 1.544MHz clock.

TCLK4_SRC: TCLK SOURCE (OFFSET = 0x0015) INITIAL VALUE = 0x1

(MSB)							(LSB)
—	—	_	_	HI_Z	EXTOSC	2048MHZ	1544MHZ

NAME POSITION		FUNCTION
HI_Z	TCLK4_SRC.3	1 = Tri-state TCLK4.
EXTOSC	TCLK4_SRC.2	1 = Connect TCLK4 to the external oscillator.
2048MHZ	TCLK4_SRC.1	1 = Connect TCLK4 to the 2.048MHz clock.
1544MHZ	TCLK4_SRC.0	1 = Connect TCLK4 to the 1.544MHz clock.

DS21Q348 INFORMATION

For more information about the DS21Q348, please consult the DS21Q348 data sheet available on our website, <u>www.maxim-ic.com/DS21Q348</u>.

DS21Q348DK INFORMATION

For more information about the DS21Q348DK, including software downloads, please consult the DS21Q348DK data sheet available on our website at <u>www.maxim-ic.com/DS21Q348DK</u>.


TECHNICAL SUPPORT


For additional technical support, please email your questions to telecom.support@dalsemi.com.


SCHEMATICS


The DS21Q348 schematics are featured in the following 11 pages.


	8	7	б	5	4	З	2	1	
D					DESI				D
С				2 I Q 3 4	48DKØ	280			с
в		3							в
A	10. NETLIST	INTERFACE FOR PORTS 1 CROSS REFERENCE DSS REFERENCE	14						A
	в	7	6	5	4	ENGINEER:	Q348 DESIGN KIT WS 2	DATE: 07/15/02 PAGE: 1 OF 11	




















	8	7	6	5	4	З	2	1	
ם	AØ 3C6<> A1 3C6<> A2 3C6<> A3 3C6<>	4B4<> 4B4< 4B4<	TCLK3 4D3<> 9C1<>2 TCLK4 4D3<> 9C1<>2 TD1 4B8<> 4C3 TD0 4B8<> 4C7 TEST 2C4 4A6 TMS 4B8<> 4C7 TK5 4B8<> 4C7 TK61 5D4 2C4 9C TK623 9C4<> 2E4 9C TK63 9C4<> 2E4 9C TP051 5D5<	172 (177 (177 (177 (177 (178 (17					ם
С	BPCLK2 2C45 2 BPCLK3 2845 2 BPCLK4 2A45 2 CLK15384_T 3B3 2 CS1 4C45 2 CS2 4C45 2 CS4 4B445 2 DS2148_RESET 2C45 2 D_AD0 2B8 2 D_AD1 2B8 2 D_AD3 2B8 2 D_AD4 2B8 2 D_AD5 2B8 2	C2C> B2C> B2C> 4D3C> 4D3C> 4D3C> 4D3C> 2C8C 2C8C 2C8C 2C8C 4D1C> 3B6C> 4C1C> 4C1C> 3B6C> 4C1C> 4	TRING2 2215 588 TRING3 2815 788 TRING4 2A15 588 TTIP1 2D15 588 TTIP2 2D15 588 TTIP4 2A15 888 VSM 2C44 486 VE_T 3B6 481 WR 4C4 2B8						с
в	D_AD7 286.5 INT 284.5 MCLK 4D3.5 PBE01 2D4.5 PBE02 2C4.5 PBE03 2B4.5 PBE04 2A4.5 PBTS 2B4.6 PPC_RSTNC 3C7.5 PPC_TRXCLK 3C7.5 PPC_TSTNC 3C7.5 PPC_TSTNC 3C7.5 PPC_TSTNL 3C7.5 PPC_TSTNL 3C7.5 PC_TAD 3C7.5	IC2(>) BB							в
A	RCLK1 2D2> 9 RCLK2 2C2> 9 RCLK3 2B2> 9 RCLK4 2B2> 9 RD 4G4> 9 RD 4G4< 9	DD2>>				TITLE:		DATE:	A
	TCLK2 4D3<>	901(> 202(ENGINEER:	Q348 DESIGN KIT WS	07/15/02 PAGE: 10 OF 11	$\frac{1}{2}$
	8	7	6	5	4	З	2	1	-

_	8	7	6	5	4	З	2	1
D	**** Part Cross-Reference fc 1 DS210348 2A3 2B3 2B4 C1 CAP 9A4 C2 CAP 9A4 C2 CAP 9A4 C3 CAP 9A4 C3 CAP 9A4 C4 CAP 9A5 C5 CAP 9A5 C5 CAP 9A5 C6 CAP 9A5 C7 CAP 9A2 C8 CAP 9B5 C10 CAP 9B5 C10 CAP 9A5 C12 CAP 9A5	_	R28 RE5 488 R29 RE5 907 R30 RE5 906 R31 RE5 908 R32 RE5 907 R33 RE5 907 R34 RE5 907 R35 RE5 907 R36 RE5 907 R36 RE5 907 R36 RE5 907 R36 RE5 907 R37 RE5 986 R39 RE5 446 R40 RE5 446 R41 RE5 446 R42 RE5 446					
с	C13 CAP BAS C14 CAP SAS C15 CAP FAS C15 CAP FAS C16 CAP FAS C17 CAP BCS C18 CAP BCS C19 CAP SCS C20 CAP SCS C21 CAP SA4 C22 CAP SA4 C23 CAP SA3 C44 CAP SA2 C24 CAP SA3 C25 CAP SA2 D31 LED 4A2 D32 LED 4A2 D34 LED 4A2		R43 RES A46 R44 RES 6A5 R45 RES 6A5 R46 RES SA5 R47 RES SA5 R48 RES AA5 R48 RES AA6 R48 RES SA6 R48 RES AA6 R50 RES AA6 R51 RES SA1 R53 RES SA1 R54 RES SA1 R55 RES SA1 R56 RES SA2 R57 RES SA2					
в	J1 CONN_BMC_SPIN 464 J2 CONN_10P 4C6 J3 CONN_10P 9C6 J3 CONN_10P 9C2 J5 CONN_10P 9C2 J5 CONN_10P 9D2 J15 CONN_BMC_SPIN 662 J16 CONN_BMC_SPIN 662 J17 CONN_BMC_SPIN 661 J18 CONN_BMC_SPIN 661 J111 CONN_BMC_SPIN 661 J112 CONN_BMC_SPIN 661 J12 CONN_BMC_SPIN 661 J13 CONN_BMC_SPIN 661 J13 CONN_BMC_SPIN 661 J14 R145_8 5C2 6C2 7C2 J15 CONN_SMC_SPIN 661 J15 CO		TP2 TSTPNT_SNG 4D2 TP3 TSTPNT_SNG 3C8 TP4 TSTPNT_SNG 3C8 TP5 TSTPNT_SNG 3C8 TP7 TSTPNT_SNG 3C8 TP7 TSTPNT_SNG 3C8 TP9 TSTPNT_SNG 3C8 U1 XILINK_XC9S72XL 4D4 4D7					
A	R3 RES BB5 R4 RES 765 R5 RES 786 R6 RES 766 R9 RES 605 R9 RES 606 R9 RES 606 R10 RES 606 R11 RES 506 R13 RES 506 R14 RES 506 R15 RES 805 R16 RES 408 R17 RES 408 R18 RES 408 R19 RES 408 R21 RES 408 R21 RES 408 R21 RES 408 R22 RES 408 R23 RES 408 R23 RES 408 R23 RES 408 R23 RES 408 R24 RES 402					TITLE: DS21	Q348 DESIGN KIT	DATE: 07/15/02
						ENGINEER:	WS	PAGE: 11 OF 11
	8	7	6	5	4	З	2	1