SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068

DECEMBER 1972-REVISED MARCH 1988

'174, 'LS174, 'S174 . . . HEX D-TYPE FLIP-FLOPS '175, 'LS175, 'S175 QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include:

 Buffer/Storage Registers
 Shift Registers

 Pattern Generators

description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop:

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

FUNCTION TABLE

	INPUTS				
CLEAR	CLOCK	D	Q	ō٢	
L	×	X	L,	Н	
н	†	н	н	L	
н	1	L	L	Н	
H	L	x	αo	ā _o	

H = high level (steady state)

L = low level (steady state)

X = irrelevant

1 - transition from low to high level

 \mathbf{Q}_{0} = the level of \mathbf{Q} before the indicated steady-state input conditions were established.


1 = '175, 'LS175, and 'S175 only

	TYPICAL	TYPICAL
TYPES	MAXIMUM	POWER
ITPES	CLOCK	DISSIPATION
	FREQUENCY	PER FLIP-FLOP
174, 175	35 MHz	38 mW
LS174, 'LS175	40 MHz	14 mW
S174. 'S175	110 MHz	75 mW

SN54174, SN54LS174, SN54S174...J OR W PACKAGE SN74174...N PACKAGE SN74LS174, SN74S174...D OR N PACKAGE (TOP VIEW)

•	• •		•••	
CLR [Ti	U16	口	Vcc
10 []2	15	0	6Ω
10 []3	14	Ц	6D
2D []4	13	Ц	5D
20 [5	12	2	5Q
3D [6	11	Ц	4D
30	7	10	Ц	4Q
GND Ĺ	8	9	Ц	CLK


SN54LS174, SN54S174 . . . FK PACKAGE (TOP VIEW)



SN54175, SN54LS175, SN54S175.... J OR W PACKAGE SN74175.... N PACKAGE SN74LS175, SN74S175.... D OR N PACKAGE (TOP VIEW)

CLR []	U16	Dvcc
10. 🗆 2	15	40
10 □3	14	□ 40
10 □4	13	40
2D 🛮 5	12	[]3D
2₫Д6	11	□зā
20.□7	10	□3 0
GND Q8	9	🗆 CLK

SN54LS175, SN54S175 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection


PAGDUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74LS174, SN74LS175, SN74LS175, SN74S175, HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR


logic symbols †






¹These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

logic diagrams (positive logic)







Pin numbers shown are for D, J, N, and W packages.


schematics of inputs and outputs


SN54174, SN54175, SN74174, SN74175







SN54LS174, SN54LS175, SN74LS174, SN74LS175





SN54S174, SN54S175, SN74S174, SN74S175





SN54174, SN54175, SN74174, SN74175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

solute maximum ratings over opera	ting free-air temperature range (uni	less otherwise noted)
Supply voltage, VCC (see Note 1)		
Input voltage		5. 5
Operating free-air temperature range:	SN54174, SN54175 Circuits	—55°C to 125
	SN74174, SN74175 Circuits	0°C to 70
Storage temperature range		
TE 1: Voltage values are with respect to netwo		

recommended operating conditions

		SN54	174, SN	54175	SN74	174, SN	74175	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μА
Low-level output current, IOL		1		16			16	mA
Clock trequency, fclock		0		25	0		25	MHz
Width of clock or clear pulse, t _W		20			20			ns
Continue time t	Data input	20			20			កន
Setup time, t _{SU}	Clear inactive-state	25			25			ns
Data hold time, th		5			5	-		ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	1S [†]	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage			" "		0.8	٧
Vik	Input clamp voltage	V _{CC} = MIN, I ₁ = -12 n	nA			-1.5	V
۷Он	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OH} = -80		2.4	3.4		٧
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OL} = 16 I	-		0.2	0.4	٧
11	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V				1	mΑ
ΉΗ	High-level input current	V _{CC} = MAX, V _I = 2.4 V				40	μΑ
ηլ	Low-level input current	V _{CC} = MAX, V _I = 0.4 V		T		-1.6	mA
		34 54434	SN54'	20		-57	
los	Short-circuit output current [§]	V _{CC} = MAX	SN74'	-18		-57	mΑ
		V - MANY Con Nicks	174	1	45	65	
CC	Supply current	V _{CC} = MAX, See Note 2	175		30	45	mΑ

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		25	35		MHz
^t PLH	Propagation delay time, low-to-high-level output from clear (SN54175, SN74175 only)	C _L = 15 pF,		16	25	ns
^t PHL	Propagation delay time, high-to-low-level output from clear	R _L = 400 Ω, See Note 3		23	35	ns
^t PLH	Propagation delay time, low-to-high-level output from clock	See IVOIG S		20	30	пѕ
^t PHL	Propagation delay time, high-to-low-level output from clock			24	35	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

^{\$}Not more than one output should be shorted at a time.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

SN54LS174, SN54LS175, SN74LS174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted	1)
Supply voltage, VCC (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS174, SN54LS175 Circuits	–55°C to 125°C
SN74LS174, SN74LS175 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C
NOTE 1: Voltage values are with respect to network ground terminal.	

recommended operating conditions

		SN54LS174			SN74LS174			
		SI	N54LS1	75	SI	N74LS1	75	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μА
Low-level output current, IQL				4			8	mА
Clock frequency, felock		0		30	0		30	MHz
Width of clock or clear pulse, tw		20			20			ns
Control	Data input	20			20			ns
Setup time, t _{SU}	Clear inactive-state	25			25			ns
Data hold time, th		5			5			ns
Operating free-air temperature, TA		-55		125	0		70	3°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	TEST CONDITIONS†		SN54LS174 SN54LS175		SN74LS174 SN74LS175			UNIT	
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	
v_{IH}	High-level input voltage				2			2			٧
VIL	Low-level input voltage	1					0.7			0.8	V
Vικ	Input clamp voltage	V _{CC} = MIN,	I _I = -18 mA				-1.5	ļ —		-1.5	٧
VoH	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{(L} max,		Δ.	2.5	3.5		2.7	3.5		٧
V _O L	Low-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25 0.35	0.4 0.5	>
Ц	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7 V				0.1			0.1	mA
ЧН	High-level input current	VCC = MAX,	V ₁ = 2.7 V				20			20	μА
11L	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V				-0.4	\vdash		-0.4	mΑ
los	Short-circuit output current \$	V _{CC} = MAX			-20		-100	-20		-100	mΑ
laa	Supply gueron	VCC = MAX,	Coc Note 7	'LS174		16	26		16	26	•
Icc	Supply current	VCC - WAX,	See Note 2	'L\$175		11	18		11	18	mΑ

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	'LS174			'LS175			
PANAMETER	LEST COMPLITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{max} Maximum clock frequency		30	40		30	40		MHz
TPLH Propagation delay time, low-to-high-level output from clear	C _L = 15 pF.					20	30	ns
tphi Propagation delay time, high-to-low-level output from clear	$R_L = 2 k\Omega$,		23	35	•	20	30	ns
tpLH Propagation delay time, low-to-high-level output from clock	See Note 3		20	30		13	25	ns
tpHL Propagation delay time, high-to-low-level output from clock	1		21	30		16	25	ПS

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $[\]frac{4}{7}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ C}$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

SN54S174, SN54S175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

 Supply voltage, VCC (see Note 1)
 7 V

 Input voltage
 5.5 V

 Operating free-air temperature range:
 SN54S174, SN54S175 Circuits
 5.5 V

 SN74S174, SN74S175 Circuits
 50°C to 70°C

recommended operating conditions

	-	SN54S174, SN54S175		SN74S174, SN74S175				
		MIN	NOM	MAX	MIN	NOM	NOM MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-1			1	mΑ
Low-level output current, IOL		1 -		20			20	mA
Clock frequency, fclock		0		75	0	-	75	MHz
B. I	Clock	7			7			
Pulse width, t _w	Clear	10			10			пs
	Data input	5			5	•		
Setup time, t _{SU}	Clear inactive-state	5			5			ns
Data hold time, th		3			3			ns
Operating free-air temperature, TA		-55		125	0		70	°Ç

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

•	PARAMETER	TEST CONDITIONS	t	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage			2			V
VIL	Low-level input voltage			1		8.0	V
Vik	Input clamp voltage	VCC = MIN, II = -18 mA				-1.2	٧
	14: 1 1 4 4 4 10 4	V _{CC} = MIN, V _{1H} = 2 V,	SN54S'	2.5	3.4		v
VOH	High-level output voltage	V _{IL} = 0.8 V, 1 _{OH} = -1 mA	SN748'	2.7	3.4		V
V _{OL} Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,		İ		0.5	v
	Low-level output voltage	VIL = 0.8 V, IOL = 20 mA		ł		Ų.5	
Ji	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1	mΑ
ΉΗ	High-level input current	V _{CC} = MAX, V ₁ = 2.7 V	·		-	50	μΔ
HL	Low-level input current	V _{CC} = MAX, V ₁ = 0.5 V				-2	mΑ
los	Short-circuit output current§	V _{CC} - MAX		-40		-100	mA
	0	MMAY 6 N 2	174		90	144	
ICC	Supply current	V _{CC} = MAX, See Note 2	1175		60	96	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		75	110		MHz
t _{PLH}	Propagation delay time, low-to-high-level Q output from clear (SN54S175, SN74S175 only)	C _L = 15 pF,		10	15	ns
tphL Propagation delay time, high-to-low-level Q output from clear tpLH Propagation delay time, low-to-high-level output from clock		R _L = 280 Ω, See Note 3		13	22	ns
		See Note 3		8	12	ns
¹ PHL	Propagation time, high-to-low-level output from clock			11.5	17	пѕ

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡]All typical values are at $V_{CC} = 5 \text{ V, } T_A = 25^{\circ}\text{C.}$

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, than 4.5 V, is applied to clock.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

** Texas Instruments	THE WORLI	D LEADER	IN DSP AND	ANALOG
Products	Development Tools	•	Applications	•
Search	■ Advanced Search	□ TI Home	■ TI&ME	□ Employment
	☐ Tech Support	■ Comments	☐ Site Map	□ TI Global
>> Semiconductor Home > Products > Digital	Logic > Flip-Flops > D-T	ype Flip-Flops >		

SN74LS175, QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Device Status: Active

- > Description
- > Features
- > Datasheets
- > Pricing/Samples/Availability
- > Application Notes
- > Related Documents

Parameter Name	SN74LS175			
Voltage Nodes (V)	5			
Vcc range (V)	4.75 to 5.25			
Input Level	TTL			
Output Level	TTL			
Output Drive (mA)	-0.4/8			
Output	2S			
No. of Bits	4			
Static Current	18			
th (ns)	5			
tpd(max) (ns)	25			
tsu (ns)	20			

Description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

Features

'174, 'LS174, 'S174 ... HEX D-TYPE FLIP-FLOPS '175, 'LS175, 'S175 ... QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include:
 - o Buffer/Storage Registers
 - Shift Registers
 - o Pattern Generators

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

Full datasheet in Acrobat PDF: sdls068.pdf (352 KB)
Full datasheet in Zipped PostScript: sdls068.psz (394 KB)

Pricing/Samples/Availability

Orderable Device	Package	<u>Pins</u>	Temp (°C)	<u>Status</u>	Price/unit USD (100-999)	Pack Qty	Availability / Samples
SN74LS175D	D	16	0 TO 70	ACTIVE	0.48	40	Check stock or order
SN74LS175DR	D	16	0 TO 70	ACTIVE	0.43	2500	Check stock or order
SN74LS175J	J	16	0 TO 70	OBSOLETE			
SN74LS175N	N	16	0 TO 70	ACTIVE	0.38	25	Check stock or order
SN74LS175N3	N	16	0 TO 70	OBSOLETE			
SN74LS175NSR	<u>NS</u>	16	0 TO 70	ACTIVE	0.48	2000	Check stock or order

Application Reports

View Application Reports for <u>Digital Logic</u>

- DESIGNING WITH LOGIC (SDYA009C Updated: 06/01/1997)
- DESIGNING WITH THE <u>SN54/74LS123</u> (SDLA006A Updated: 03/01/1997)
- INPUT AND OUTPUT CHARACTERISTICS OF DIGITAL INTEGRATED CIRCUITS (SDYA010 Updated: 02/05/1999)
- LIVE INSERTION (SDYA012 Updated: 02/05/1999)

Related Documents

- DOCUMENTATION RULES (SAP) AND ORDERING INFORMATION (SZZU001B, 4 KB Updated: 05/06/1999)
- LOGIC SELECTION GUIDE FEBRUARY 2000 (SDYU001M, 13837 KB Updated: 02/01/2000)
- MORE POWER IN LESS SPACE TECHNICAL ARTICLE (SCAU001A, 850 KB Updated: 03/01/1996)

Table Data Updated on: 8/1/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy</u>

