

## STFH24N60M2

# N-channel 600 V, 0.168 Ω typ., 18 A MDmesh™ M2 Power MOSFET in a TO-220FP wide creepage package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub>	R <sub>DS(on)</sub> max	ΙD
STFH24N60M2	650 V	0.19 Ω	18 A

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected
- Wide creepage distance of 4.25 mm between the pins

### **Applications**

- Switching applications
- LLC converters, resonant converters

### **Description**

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

The TO-220FP wide creepage package provides increased surface insulation for Power MOSFETs to prevent failure due to arcing, which can occur in polluted environments.

Table 1: Device summary

Order code	Marking	Package	Packing
STFH24N60M2	24N60M2	TO-220FP wide creepage	Tube

June 2016 DocID029415 Rev 2 1/12

Contents STFH24N60M2

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP wide creepage package information	9
5	Revisio	n history	11

STFH24N60M2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 25	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	18 <sup>(1)</sup>	Α
ΙD	Drain current (continuous) at T <sub>C</sub> = 100 °C	12 <sup>(1)</sup>	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	72 <sup>(1)</sup>	Α
P <sub>TOT</sub>	Total dissipation at $T_C = 25$ °C	30	W
dv/dt (3)	Peak diode recovery voltage slope	15	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $TC = 25$ °C)	2500	V
T <sub>stg</sub>	Storage temperature range	EE to 150	°C
Tj	Operating junction temperature range	- 55 to 150	10

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	4.2	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	3.5	Α
Eas	Single pulse avalanche energy (starting T <sub>j</sub> =25 °C, I <sub>D</sub> = I <sub>AR</sub> ; V <sub>DD</sub> =50 V)	180	mJ

<sup>&</sup>lt;sup>(1)</sup>Limited by maximum junction temperature.

<sup>&</sup>lt;sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>^{(3)}</sup>I_{SD} \leq$  18 A, di/dt  $\leq$  400 A/µs;  $V_{DSpeak} < V_{(BR)DSS}, \, V_{DD} =$  400 V.

 $<sup>^{(4)}</sup>V_{DS} \le 480 \text{ V}.$ 

Electrical characteristics STFH24N60M2

## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0$ , $I_D = 1$ mA	600			٧
		$V_{GS} = 0, V_{DS} = 600 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0,$ $V_{DS} = 600 \text{ V},$ $T_{C}=125 \text{ °C}^{(1)}$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_{D} = 9 \text{ A}$		0.168	0.190	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1060	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	55	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2.2	-	pF
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V	-	258	1	рF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> =0 A	-	7	ı	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_{D} = 18 \text{ A},$	-	29	1	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V	-	6	1	nC
$Q_{gd}$	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	12	-	nC

#### Notes:

 $<sup>^{(1)}</sup>$ Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.

#### Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_{D} = 9 \text{ A},$	-	14	-	ns
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	9	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times" and	-	60	-	ns
t <sub>f</sub>	Fall time	Figure 19: "Switching time waveform")	-	15	-	ns

#### Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		1		18	Α
I <sub>SDM</sub> <sup>(1)(2)</sup>	Source-drain current (pulsed)		ı		72	Α
V <sub>SD</sub> (3)	Forward on voltage	I <sub>SD</sub> = 18 A, V <sub>GS</sub> = 0 V	1		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 18 A, di/dt = 100 A/μs	ı	332		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	ı	4		μC
I <sub>RRM</sub>	Reverse recovery current		ı	24		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 18 A, di/dt = 100 A/μs	-	450		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode	1	5.5		μC
I <sub>RRM</sub>	Reverse recovery current	recovery times")	- 1	25		Α


#### Notes:

 $<sup>\</sup>ensuremath{^{(1)}}\xspace$  The value is rated according to  $R_{thj\text{-}case}$  and limited by package.

<sup>(2)</sup>Pulse width limited by safe operating area

 $<sup>^{(3)}\</sup>text{Pulsed:}$  pulse duration = 300  $\mu\text{s,}$  duty cycle 1.5%

# 2.1 Electrical characteristics (curves)









Figure 4: Output characteristics AM15470v1 V<sub>GS</sub>= 8, 9, 10 V (A) V<sub>GS</sub>= 7 V 40 35 30 25 V<sub>GS</sub>= 6 V 20 15 10 V<sub>GS</sub>= 5 V 5 V<sub>GS</sub>= 4 V 0 20 VDS(V) 5 10







STFH24N60M2 Electrical characteristics




Figure 9: Output capacitance stored energy

AM15472v1

AM15472v1

AM15472v1


AM15472v1


AM15472v1


AM15472v1

AM15472v1

Figure 10: Normalized gate threshold voltage vs temperature AM15473v1 VGS(th) (norm)  $I_D = 250 \, \mu A$ 1.1 1.0 0.9 0.8 0.7 0.6 -25 0 25 50 75 100 TJ(°C)







Test circuits STFH24N60M2

### 3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.


Vos 1 1 kΩ 100 nF D.U.T.

AM01466v1

Figure 16: Test circuit for inductive load switching and diode recovery times

Figure 17: Unclamped inductive load test circuit





STFH24N60M2 Package information

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 TO-220FP wide creepage package information

57 F1 D 14 G1 G Ε

Figure 20: TO-220FP wide creepage package outline

Table 9: TO-220FP wide creepage package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.60	4.70	4.80
В	2.50	2.60	2.70
D	2.49	2.59	2.69
E	0.46		0.59
F	0.76		0.89
F1	0.96		1.25
F2	1.11		1.40
G	8.40	8.50	8.60
G1	4.15	4.25	4.35
Н	10.90	11.00	11.10
L2	15.25	15.40	15.55
L3	28.70	29.00	29.30
L4	10.00	10.20	10.40
L5	2.55	2.70	2.85
L6	16.00	16.10	16.20
L7	9.05	9.15	9.25
Dia	3.00	3.10	3.20

STFH24N60M2 Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
07-Jun-2016	1	First release.
16-Jun-2016	2	Document status promoted from preliminary data to production data.  Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

