

# Universal Clock Generator for Intel, VIA, and SIS<sup>®</sup>

### **Features**

- **Compliant to Intel® CK505**
- **Selectable CPU clock buffer type for Intel P4 or K8 selection**
- **Selectable CPU frequencies**
- **Universal clock to support Intel, SiS and VIA platform**
- **0.7V Differential CPU clock for Intel CPU**
- **3.3V Differential CPU clock for AMD K8**
- **100 MHz differential SRC clocks**
- **96 MHz differential dot clock**
- **133 MHz Link clock**
- **48 MHz USB clock**
- **33 MHz PCI clocks**
- **Dynamic Frequency Control**
- **Dial-A-Frequency®**
- **WatchDog Timer**
- **Two Independent Overclocking PLLs**
- **Low-voltage frequency select input**
- **I2C support with readback capabilities**
- **Ideal Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction**

CPU SRC SATA PCI REF LINK DOT96 24 48M 48M

- **3.3V Power supply**
- **64-pin QFN package**





# **Pin Description**





# **Pin Description** (continued)





#### <span id="page-3-0"></span>**Table 1. Frequency Select Table**



### **Frequency Select Pins (FS[D:A])**

To achieve host clock frequency selection, apply the appropriate logic levels to FS\_A, FS\_B, FS\_C, and FS\_D inputs prior to VTT\_PWRGD# assertion (as seen by the clock synthesizer). When VTT PWRGD# is sampled LOW by the clock chip (indicating processor VTT voltage is stable), the clock chip samples the FS\_A, FS\_B, FS\_C, and FS\_D input values. For all logic levels of FS\_A, FS\_B, FS\_C, FS\_D, and FS\_E, VTT\_PWRGD# employs a one-shot functionality, in that once a valid LOW on VTT\_PWRGD# has been sampled, all further VTT\_PWRGD#, FS\_A, FS\_B, FS\_C, and FS\_D transitions will be ignored, except in test mode.

#### **Serial Data Interface**

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface

<span id="page-3-1"></span>

initialize to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface cannot be used during system operation for power management functions.

#### **Data Protocol**

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *[Table 2](#page-3-1)*.

The block write and block read protocol is outlined in *[Table 3](#page-4-0)*, while *[Table 4](#page-4-1)* outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h).





### <span id="page-4-0"></span>**Table 3. Block Read and Block Write Protocol**



### <span id="page-4-1"></span>**Table 4. Byte Read and Byte Write Protocol**





# **Control Registers**

# **Byte 0: Control Register 0**



### **Byte 1: Control Register 1**



### **Byte 2: Control Register 2**





### **Byte 2: Control Register 2** (continued)



### **Byte 3: Control Register 3**



### **Byte 4: Control Register 4**





### **Byte 5: Control Register 5**



### **Byte 6: Control Register 6**



### **Byte 7: Vendor ID**





### **Byte 7: Vendor ID** (continued)



### **Byte 8: Control Register 8**



### **Byte 9: Control Register 9**





### **Byte 10: Control Register 10**



### **Byte 11: Control Register 11**



#### **Byte 12: Control Register 12**



## **Byte 13: Control Register 13**





### **Byte 13: Control Register 13**



### **Byte 14: Control Register 14**



### **Byte 15: Control Register 15**





#### **Byte 16: Control Register 16**



### **Byte 17: Control Register 17**



#### **Byte 18: Control Register 18**



#### **Table 5. Crystal Recommendations**





### **Crystal Recommendations**

The CY28551 requires a parallel resonance crystal. Substituting a series resonance crystal will cause the CY28551 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.

### **Crystal Loading**

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance the crystal will see must be considered to calculate the appropriate capacitive loading (CL).

*[Figure 1](#page-12-0)* shows a typical crystal configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the crystal not parallel. It is a common misconception that load capacitors are in parallel with the crystal and should be approximately equal to the load capacitance of the crystal. This is not true.



<span id="page-12-0"></span>**Figure 1. Crystal Capacitive Clarification**

#### **Calculating Load Capacitors**

In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading. As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitive loading on both sides.



**Figure 2. Crystal Loading Example**

Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2.

**Load Capacitance (each side)**

$$
Ce = 2 \cdot CL - (Cs + Ci)
$$

**Total Capacitance (as seen by the crystal)**

$$
\text{CLe } = \frac{1}{\left(\frac{1}{\text{Ce1} + \text{Cs1} + \text{Ci1}} + \frac{1}{\text{Ce2} + \text{Cs2} + \text{Ci2}}\right)}
$$



#### **Multifunction Pin Selection**

In the CY28551, some of the pins can provide different types of frequency, depending on the SEL[1:0] HW strapping pin setting, to support different chipset vendors. The configuration is shown as follows:





### **Dynamic Frequency**

Dynamic Frequency – Dynamic Frequency (DF) is a technique used to increase CPU frequency or SRC frequency dynamically from any starting value. The user selects the starting point, either by HW, FSEL, or DAF, then enables DF. After that, DF will dynamically change as determined by DF-N registers and the M value of frequency table.

DF Pin – There are two pins to be used on Dynamic Frequency (DF). When used as DF, these two pins will map to four DF-N registers that correspond to different "N" values for Dynamic Frequency. Any time there is a change in DF, it should load the new value.



DF EN bit – This bit enables the DF mode. By default, it is not set. When set, the operating frequency is determined by DF $[2:0]$  pins. Default = 0, (No DF)

### **Dial-A-Frequency (CPU & PCIEX)**

This feature allows users to overclock their systems by slowly stepping up the CPU or SRC frequency. When the programmable output frequency feature is enabled, the CPU and SRC frequencies are determined by the following equation:

Fcpu =  $G * N/M$  or Fcpu =  $G2 * N$ , where  $G2 = G/M$ .

'N' and 'M' are the values programmed in Programmable Frequency Select N-Value Register and M-Value Register, respectively. 'G' stands for the PLL Gear Constant, which is determined by the programmed value of FS[E:A]. See *[Table 1](#page-3-0)* for the Gear Constant for each Frequency selection. The PCI Express only allows user control of the N register; the M value is fixed and documented in *[Table 1](#page-3-0)*.

In this mode, the user writes the desired N and M value into the DAF I2C registers. The user cannot change only the M value and must change both the M and the N values at the same time, if they require a change to the M value. The user may change only the N value if required.

#### **Associated Register Bits**

CPU\_DAF Enable – This bit enables CPU DAF mode. By default, it is not set. When set, the operating frequency is determined by the values entered into the CPU DAF N register. **Note:** The CPU\_DAF\_N and M register must contain valid values before CPU\_DAF is set. Default = 0, (No DAF).

CPU DAF  $N -$  There are nine bits (for 512 values) to linearly change the CPU frequency (limited by VCO range). Default = 0, (0000). The allowable values for N are detailed in the frequency select table (*[Table 1](#page-3-0)*).

CPU\_DAF\_M – There are 7 bits (for 128 values) to linearly change the CPU frequency (limited by VCO range). Default  $=$ 0. The allowable values for M are detailed in the frequency select table (*[Table 1](#page-3-0)*).

SRC\_DAF Enable – This bit enables SRC DAF mode. By default, it is not set. When set, the operating frequency is determined by the values entered into the SRC DAF N register. **Note:** The SRC\_DAF\_N register must contain valid values before  $SRC_DAF$  is set. Default = 0, (No DAF).

SRC\_DAF\_N – There are nine bits (for 512 values) to linearly change the CPU frequency (limited by VCO range). Default  $=$ 0, (0000). The allowable values for N are detailed in the frequency select table (*[Table 1](#page-3-0)*).

Recovery – The recovery mechanism during CPU DAF, when the system locks up and the watchdog timer is enabled, is determined by the "Watchdog Recovery Mode" and "Watchdog Autorecovery Enable" bits. The possible recovery methods are: (A) Auto, (B) Manual (by Recovery N), (C) HW, and (D) No recovery, just send reset signal.

There is no recovery mode for SRC Dial-a-Frequency.

#### **Software Frequency Select**

This mode allows the user to select the CPU output frequencies using the Software Frequency select bits in the SMBUS register.

FSEL – There are four bits (for 16 combinations) to select predetermined CPU frequencies from a table. The table selections are detailed in *[Table 1](#page-3-0)*.

FS\_Override – This bit allows the CPU frequency to be selected from HW or FSEL settings. By default, this bit is not set and the CPU frequency is selected by HW. When this bit is set, the CPU frequency is selected by the FSEL bits. Default  $= 0.$ 

Recovery – The recovery mechanism during FSEL when the system locks up is determined by the "Watchdog Recovery Mode" and "Watchdog Autorecovery Enable" bits. The only possible recovery method is to use Hardware Settings. Auto recovery or manual recovery can cause a wrong output frequency because the output divider may have changed with the selected CPU frequency and these recovery methods will not recover the original output divider setting.

#### **Smooth Switching**

The device contains one smooth switch circuit, which is shared by the CPU PLL and SRC PLL. The smooth switch circuit ensures that when the output frequency changes by overclocking, the transition from the old frequency to the new frequency is a slow, smooth transition containing no glitches. The rate of change of output frequency when using the smooth switch circuit is less than 1 MHz/0.667  $\mu$ s. The frequency overshoot and undershoot will be less than 2%.

The smooth switch circuit can be assigned auto or manual mode. In auto mode, the clock generator will assign smooth switch automatically when the PLL will perform overclocking. For manual mode, the smooth switch circuit can be assigned to either PLL via SMBUS. By default the smooth switch circuit is set to auto mode. Either PLL can still be overclocked when it does not have control of the smooth switch circuit, but it is not guaranteed to transition to the new frequency without large frequency glitches.

Do not enable overclocking and change the N values of both PLLs in the same SMBUS block write and use smooth switch mechanism on spread spectrum on/off.



## **Watchdog Timer**

The Watchdog timer is used in the system in conjunction with overclocking. It is used to provide a reset to a system that has hung up due to overclocking the CPU and the Front side bus. The watchdog is enabled by the user and if the system completes its checkpoints, the system will clear the timer. However, when the timer runs out, there will be a reset pulse generated on the SRESET# pin for 20 ms that is used to reset the system.

When the Watchdog is enabled (WD  $EN = 1$ ) the Watchdog timer will start counting down from a value of Watchdog timer \* time scale. If the Watchdog timer reaches 0 before the WD EN bit is cleared then it will assert the SRESET# signal and set the Watchdog Alarm bit to '1'.

To use the watchdog, the SRESET# pin must be enabled by sampling SRESET\_EN pin LOW by VTTPWRGD# assertion during system boot up.

If at any point during the Watchdog timer countdown the time stamp or Watchdog timer bits are changed, the timer will reset and start counting down from the new value.

After the Reset pulse, the watchdog will stay inactive until either:

1. A new time stamp or watchdog timer value is loaded.

2. The WD\_EN bit is cleared and then set again.

#### **Watchdog Register Bits**

The following register bits are associated with the Watchdog timer:

Watchdog Enable – This bit (by default) is not set, which disables the Watchdog. When set, the Watchdog is enabled. Also, when there is a transition from LOW to HIGH, the timer  $reloads. Default = 0, disable$ 

Watchdog Timer – There are three bits (for seven combinations) to select the timer value. Default  $= 000$ , the value '000' is a reserved test mode.

Watchdog Alarm – This bit is a flag and when it is set, it indicates that the timer has expired. This bit is not set by default. When the bit is set, the user is allowed to clear. Default  $= 0$ 

Watchdog Time Scale – This bit selects the multiplier. When this bit is not set, the multiplier will be 250 ms. When set (by default), the multiplier will be 3s. Default  $= 1$ 

Watchdog Reset Mode – This selects the Watchdog Reset Mode. When this bit is not set (by default), the Watchdog will send a reset pulse and reload the recovery frequency depending on the Watchdog Recovery Mode setting. When set, it sends a reset pulse. Default  $= 0$ , Reset & Recover Frequency.

Watchdog Recovery Mode – This bit selects the location to recover from. One option is to recover from the HW settings (already stored in SMBUS registers for readback capability) and the second is to recover from a register called "Recovery  $N$ ". Default = 0 (Recover from the HW setting)

Watchdog Autorecovery Enable – This bit is set by default and the recovered values are automatically written into the "Watchdog Recovery Register" and reloaded by the Watchdog function. When this bit is not set, the user is allowed to write to the "Watchdog Recovery Register". The value stored in the

"Watchdog Recovery Register" will be used for recovery. Default = 1, Autorecovery.

Watchdog Recovery Register – This is a nine-bit register to store the watchdog N recovery value. This value can be written by the Autorecovery or User depending on the state of the "Watchdog Autorecovery Enable bit".

### **Watchdog Recovery Modes**

There are three operating modes that require Watchdog recovery. The modes are Dial-A-Frequency (DAF), Dynamic Clocking (DF), or Frequency Select. There are four different recovery modes; the following sections list the operating mode and the recovery mode associated with it.

#### *Recover to Hardware M, N, O*

When this recovery mode is selected, in the event of a Watchdog timeout, the original M, N, and O values that were latched by the HW FSEL pins at chip boot-up will be reloaded.

#### *Autorecovery*

When this recovery mode is selected, in the event of a Watchdog timeout, the M and N values stored in the Recovery M and N registers will be reloaded. The current values of M and N will be latched into the internal recovery M and N registers by the WD\_EN bit being set.

#### *Manual Recovery*

When this recovery mode is selected, in the event of a Watchdog timeout, the N value as programmed by the user in the N recovery register, and the M value that is stored in the Recovery M register (not accessible by the user), will be restored. The current M value will be latched to M recovery register by the WD\_EN bit being set.

#### *No Recovery*

If no recovery mode is selected, in the event of a Watchdog time out, the device will assert the SRESET# and keep the current values of M and N

#### **Software Reset**

Software reset is a reset function that is used to send out a pulse from the SRESET# pin. It is controlled by the SW\_RESET enable register bit. Upon completion of the byte/word/block write in which the SW\_RESET bit was set, the device will send a RESET pulse on the SRESET# pin. The duration of the SRESET# pulse will be the same as the duration of the SRESET# pulse after a Watchdog timer time out.

After the SRESET# pulse is asserted the SW\_RESET bit will be automatically cleared by the device.

#### **PD Clarification**

The VTT PWRGD#/PD pin is a dual-function pin. During initial power up, the pin functions as VTT\_PWRGD#. Once VTT\_PWRGD# has been sampled low by the clock chip, the pin assumes PD functionality. The PD pin is an asynchronous active HIGH input used to shut off all clocks cleanly prior to shutting off power to the device. This signal must be synchronized internal to the device prior to powering down the clock synthesizer. PD is also an asynchronous input for powering up the system. When PD is asserted HIGH, all clocks must be



driven to a LOW value and held prior to turning off the VCOs and the crystal oscillator

#### **PD Assertion**

When PD is sampled HIGH by two consecutive rising edges of CPUC, all single-ended outputs must be held LOW on their next HIGH-to-LOW transition and differential clocks must be held HIGH or tri-stated (depending on the state of the control register drive mode bit) on the next "Diff clock#" HIGH-to-LOW transition within 4 clock periods. When the SMBus PD drive mode bit corresponding to the differential (CPU, SRC, and DOT) clock output of interest is programmed to '0', the clock output must be held with "Diff clock" pin driven HIGH at 2 x Iref, and "Diff clock#" tri-state. If the control register PD drive mode bit corresponding to the output of interest is programmed to '1', then both the "Diff clock" and the "Diff clock#" are tri-state. Note *[Figure 3](#page-15-0)* shows CPUT = 133 MHz and PD drive mode = '1' for all differential outputs. This diagram and description is applicable to valid CPU frequencies 100, 133, 166, and 200 MHz. In the event that PD mode is desired as the initial power-on

state, PD must be asserted HIGH in less than 10 us after asserting VTT\_PWRGD#.

#### **PD Deassertion**

The power-up latency must be less than 1.8 ms. This is the time from the deassertion of the PD pin or the ramping of the power supply until the time that stable clocks are output from the clock chip. All differential outputs stopped in a tri-state condition resulting from power down must be driven HIGH in less than 300  $\mu s$  of PD deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs are to be enabled within a few clock cycles of each other. *[Figure 4](#page-15-1)* is an example showing the relationship of clocks coming up. Unfortunately, we can not show all possible combinations; designers need to ensure that from the first active clock output to the last takes no more than two full PCI clock cycles.



<span id="page-15-0"></span>**Figure 3. PD Assertion Timing Waveform**



<span id="page-15-1"></span>**Figure 4. PD Deassertion Timing Waveform**



## **CPU\_STP# Clarification**

The CPU STP# signal is an active LOW input used for cleanly stopping and starting the CPU outputs while the rest of the clock generator continues to function. Note that the assertion and deassertion of this signal is absolutely asynchronous.

#### **CPU\_STP# Assertion**

The CPU STP# signal is an active LOW input used for synchronous stopping and starting of the CPU output clocks

while the rest of the clock generator continues to function. When the CPU STP# pin is asserted, all CPU outputs that are set with the SMBus configuration to be stoppable via assertion of CPU\_STP# will be stopped after being sampled by 2 to 6 rising edges of the internal CPUC clock. The final state of the stopped CPU clock is LOW due to tri-state; both CPUT and CPUC outputs will not be driven.



**Figure 5. CPU\_STP# Assertion Timing Waveform**



**Figure 6. CPU\_STP# Deassertion**

#### **CPU\_STP# Deassertion**

The deassertion of the CPU\_STP# signal will cause all CPU outputs that were stopped to resume normal operation in a synchronous manner, synchronous manner meaning that no short or stretched clock pulses will be produced when the clock resumes. The maximum latency from the deassertion to active outputs is between 2 and 6 CPU clock periods (2 clocks are shown). If the control register tri-state bit corresponding to the output of interest is programmed to '1', then the stopped CPU outputs will be driven HIGH within 10 ns of CPU\_Stop# deassertion to a voltage greater than 200 mV.

### **PCI\_STP# Clarification**

The PCI STP# signal is an active LOW input used for cleanly stopping and starting the PCI and PCIEX outputs while the rest of the clock generator continues to function. The PCIF and PCIEX clocks are special in that they can be programmed to ignore PCI\_STP# by setting the register bit corresponding to the output of interest to free running. Outputs set to free running will ignore the PCI\_STP# pin.

#### **PCI\_STP# Assertion**

The impact of asserting the PCI\_STP# signal is as follows. The clock chip is to sample the PCI\_STP# signal on a rising edge

of PCIF clock. After detecting the PCI\_STP# assertion LOW, all PCI and stoppable PCIF clocks will latch LOW on their next HIGH-to-LOW transition. After the PCI clocks are latched LOW, the stoppable PCIEX clocks will latch to LOW due to tri-state, as shown in *[Figure 7](#page-17-0)*. The one PCI clock latency shown is critical to system functionality; any violation of this may result in system failure. The Tsu pci stp# is the setup time required by the clock generator to correctly sample the PCI\_STP# assertion. This time is 10 ns minimum.

#### **PCI\_STP# Deassertion**

The deassertion of the PCI\_STP# signal functions as follows. The deassertion of the PCI\_STP# signal is to be sampled on the rising edge of the PCIF free running clock domain. After detecting PCI STP# deassertion, all PCI, stoppable PCIF and stoppable PCIEX clocks will resume in a glitch-free manner. The PCI and PCIEX clock resume latency should exactly match the 1 PCI clock latency required for PCI STP# entry. The stoppable PCIEX clocks must be driven HIGH within 15 ns of PCI\_STP# deassertion. *[Figure 8](#page-17-1)* shows the appropriate relationship. The Tsu\_cpu\_stp# is the setup time required by the clock generator to correctly sample the PCI STP# deassertion. This time is 10 ns minimum.





**Figure 7. PCI\_STP# Assertion**

<span id="page-17-0"></span>

<span id="page-17-1"></span>**Figure 8. PCI\_STP# Deassertion**

### **CLKREQ# Clarification**

The CLKREQ# signals are active LOW inputs used to cleanly stop and start selected SRC outputs. The outputs controlled by CLKREQ# are determined by the settings in register bytes 10 and 11. The CLKREQ# signal is a debounced signal in that its state must remain unchanged during two consecutive rising edges of DIFC to be recognized as a valid assertion or deassertion. (The assertion and deassertion of this signal is absolutely asynchronous.)

#### **CLKREQ# Assertion**

All differential outputs that were stopped will resume normal operation in a glitch-free manner. The maximum latency from the deassertion to active outputs is between 2 and 6 PCIEX clock periods (2 clocks are shown) with all CLKREQ# outputs resuming simultaneously. If the CLKREQ# drive mode is tri-state, all stopped PCIEX outputs must be driven HIGH

within 10 ns of CLKREQ# deassertion to a voltage greater than 200 mV.

#### **CLKREQ# Deassertion**

The impact of asserting the CLKREQ# pins is that all DIF outputs that are set in the control registers to stoppable via assertion of CLKREQ# are to be stopped after their next transition. When the control register CLKREQ# drive mode bit is programmed to '0', the final state of all stopped PCIEX signals is PCIEXT clock = HIGH and PCIEXC = LOW. There will be no change to the output drive current values. SRCT will be driven HIGH with a current value equal 6 x Iref. When the control register CLKREQ# drive mode bit is programmed to '1', the final state of all stopped DIF signals is LOW; both PCIEXT clock and PCIEXC clock outputs will not be driven.







**Figure 10. VTT\_PWRGD# Timing Diagram**



**Figure 11. VTT\_PWRGD# Timing Diagram**



### **Absolute Maximum Conditions**



**Multiple Supplies**: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

### **DC Electrical Specifications**





# **AC Electrical Specifications**





# **AC Electrical Specifications** (continued)





# **AC Electrical Specifications** (continued)





# **AC Electrical Specifications** (continued)





### **Test and Measurement Set-up**

#### **For PCI/USB and 24M Single-ended Signals and Reference**

*[Figure 12](#page-24-0)* and *[Figure 13](#page-24-1)* show the test load configurations for the single-ended PCI, USB, 24M, and REF output signals



.

<span id="page-24-0"></span>



<span id="page-24-1"></span>**Figure 13. Single-ended Load Configuration HIGH DRIVE OPTION**



The following diagrams show the test load configuration for the differential CPU and PCIEX outputs.



<span id="page-25-0"></span>**Figure 14. Differential Load Configuration for 0.7V Push Pull Clock**



**Figure 15. Differential Load Configuration for 0.7 Push Pull Clock**



**Figure 16. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)**





**CY28551**

**Figure 17. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)**



**Figure 18. Single-ended Output Signals (for AC Parameters Measurement**

### **Ordering Information**





# **Package Diagram**

**64-Lead QFN 9 x 9 mm (Saw Version) LF64A**





#### **Disclaimer**

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



**Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA**

# **http://www.silabs.com**