SDFS025B - D2942, MARCH 1987 - REVISED OCTOBER 1993

DB. DW. OR NT PACKAGE

(TOP VIEW)

- 3-State True Outputs
- Back-to-Back Registers for Storage
- Package Options Include Plastic Small-Outline and Shrink Small-Outline Packages and Standard Plastic 300-mil DIPs

description

The SN74F543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow. The A outputs are characterized to sink 24 mA while the B outputs are characterized to sink 64 mA.

 V_{CC} **LEBA** OEBA 23 CEBA Α1 3 22 B1 21 **∏** B2 Α2 АЗ **5** 20 **∏** B3 Α4 6 19 B4 A5 18 T B5 17 B6 A6 l B7 Α7 9 16 8A П 10 15 ¶ B8 CEAB 11 14 LEAB

GND

12

OEAB

13

The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data from B. Having CEAB low and LEAB low makes the A-to-B latches transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

The SN74F543 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74F543 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE†


	INPL		OUTPUT	
CEAB	LEAB	OEAB	Α	В
Н	Χ	Х	Χ	Z
Х	Χ	Н	Χ	Z
L	Н	L	Χ	в ₀ ‡
L	L	L	L	L
L	L	L	Н	Н

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.




[‡] Output level before the indicated steady-state input conditions were established.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SDFS025B - D2942, MARCH 1987 - REVISED OCTOBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	\dots -0.5 V to 7 V
Input voltage range, V _I (excluding I/O ports) (see Note 1)	\dots -1.2 V to 7 V
Input current range, I _{IK}	\dots –30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	\dots -0.5 V to 5.5 V
Voltage range applied to any output in the high state	\dots -0.5 V to V _{CC}
Current into any output in the low state: A1-A8	48 mA
B1-B8	128 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V	
VIH	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
lıK	Input clamp current				-18	mA
lau	A1-A8				-3	mA
ЮН	High-level output current	B1-B8			-15	5 '''
la.	Low lovel output ourrent	A1-A8			24	mA
IOL	Low-level output current B1-B8				64	IIIA
TA	Operating free-air temperature		0		70	°C

NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

SDFS025B - D2942, MARCH 1987 - REVISED OCTOBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	I _I = - 18 mA			-1.2	V	
	A1-A8		$I_{OH} = -1 \text{ mA}$	2.5	3.4			
		V00 - 45 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3			
Vон		V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		V	
			$I_{OH} = -15 \text{ mA}$	2	3.1			
	Any output	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$	2.7				
V	A1-A8	V 45V	I _{OL} = 24 mA		0.3	0.5	V	
VOL	B1-B8	V _{CC} = 4.5 V	I _{OL} = 64 mA		0.42	0.55	V	
1.	OE, LE, and CE	V 55V	V _I = 7 V			0.1	A	
П	A and B ports	V _{CC} = 5.5 V	V _I = 5.5 V			1	mA	
. +	OE, LE, and CE	V 55V	V. 27V			20	^	
¹ıн [‡]	A and B ports	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			70	μΑ	
. +	OE, LE, and CE	V 55V	V. 05V			-1.2	A	
I _{IL} ‡	A and B ports	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.65	mA	
	A1-A8	V 55V	V- 0	-60		-150	A	
los§	B1-B8	V _{CC} = 5.5 V,	VO = 0	-100		-225	mA	
ІССН	-	V _{CC} = 5.5 V			67	100	mA	
ICCL		V _{CC} = 5.5 V			83	125	mA	
Iccz		V _{CC} = 5.5 V			83	125	mA	

timing requirements

			V _{CC} =	= 5 V, 25°C	V _{CC} = 4.5 T _A = MIN t	V to 5.5 V, o MAX¶	UNIT
			MIN	MAX	MIN	MAX	
t _W	Pulse duration		5		5		ns
t _{su}	Setup time, data before latch enable	High or low	3		3.5		ns
th	Hold time, data after latch enable	High or low	3		3.5		ns

[¶] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L R _L	C = 5 V, = 50 pF = 500 Ω = 25°C	,	$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R_L = 500 \Omega$ $T_A = \text{MIN t}$	UNIT		
			MIN	TYP	MAX	MIN	MAX		
^t PLH	A or B	B or A	2.2	5.1	7.5	2.2	8.5	ns	
^t PHL	AOIB	BUIA	2.2	4.6	6.5	2.2	7.5	115	
^t PLH	LEBA	А	3.7	8.1	11	4.1	12.5	ns	
^t PHL	LEBA	A	3.7	8.1	11	4.1	12.5		
t _{PLH}	LEAB	В	3.7	8.1	11	4.1	12.5	20	
^t PHL	LEAB	Ь	3.7	8.1	11	4.1	12.5	ns	
^t PZH	OE or CE	A or P	2.2	6.6	9	2.2	10	20	
tPZL	OE OF CE	A or B	3.2	7.1	10.5	3.2	12	ns	
^t PHZ	OE or CE	A or B	1.7	5.6	8	1.7	9		
t _{PLZ}	OL UI CE	AUID	1.7	5.1	7.5	1.7	8.5	ns	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.



www.ti.com 8-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74F543DBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F543	Samples
SN74F543DW	LIFEBUY	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F543	
SN74F543DWG4	LIFEBUY	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F543	
SN74F543DWR	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F543	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 8-Sep-2023

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74F543DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74F543DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F543DBR	SSOP	DB	24	2000	356.0	356.0	35.0
SN74F543DWR	SOIC	DW	24	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74F543DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74F543DWG4	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated