SCDS204 - JULY 2005

- Member of the Texas Instruments Widebus™ Family
- 5-Ω Switch Connection Between Two Ports
- Rail-to-Rail Switching on Data I/O Ports
- I_{off} Supports Partial-Power-Down Mode Operation

description/ordering information

- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)

The SN74CBTLV16211C provides 24 bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 12-bit bus switches with separate output-enable (\overline{OE}) inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When \overline{OE} is low, the associated 12-bit bus switch is on, and port A is connected to port B. When \overline{OE} is high, the switch is open, and the high-impedance state exists between the two ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

| TA | PACKAGE | t | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|-----------------------|---------------|--------------------------|---------------------|
| 40%C to 95%C | VFBGA – GRD | Tape and reel | 74CBTLV16211CGRDR | CN211 |
| –40°C to 85°C | VFBGA – ZRD (Pb-free) | Tape and reel | 74CBTLV16211CZRDR | GINZTI |

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2005, Texas Instruments Incorporated

SCDS204 - JULY 2005

GRD OR ZRD PACKAGE (TOP VIEW)



terminal assignments


| | 1 | 2 | 3 | 4 | 5 | 6 | | | | | |
|---|---------------------------|------|------|-------------------|------|------|--|--|--|--|--|
| Α | 1A2 | 1A1 | NC | 2OE | 1B1 | 1B2 | | | | | |
| в | 1A4 | 1A3 | 1A7 | 1 <mark>OE</mark> | 1B3 | 1B4 | | | | | |
| С | 1A6 | 1A5 | GND | 1B7 | 1B5 | 1B6 | | | | | |
| D | 1A10 | 1A9 | 1A8 | 1B8 | 1B9 | 1B10 | | | | | |
| Е | 1A12 | 1A11 | 2A1 | 2B1 | 1B11 | 1B12 | | | | | |
| F | 2A4 | 2A3 | 2A2 | 2B2 | 2B3 | 2B4 | | | | | |
| G | 2A6 | 2A5 | VCC | GND | 2B5 | 2B6 | | | | | |
| н | 2A8 | 2A7 | 2A9 | 2B9 | 2B7 | 2B8 | | | | | |
| J | 2A12 | 2A11 | 2A10 | 2B10 | 2B11 | 2B12 | | | | | |
| | NC No internal connection | | | | | | | | | | |

NC - No internal connection

FUNCTION TABLE (each 12-bit bus switch)

| INPUT OE | FUNCTION |
|-------------|-----------------|
| L | A port = B port |
| Н | Disconnect |


logic diagram (positive logic)





SCDS204 - JULY 2005

simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V _{CC} | |
|--|------------------|
| Input voltage range, VI (see Note 1) | –0.5 V to 4.6 V |
| Continuous channel current | 128 mA |
| Input clamp current, I _{IK} (V _I < 0) | |
| Package thermal impedance, θ_{JA} (see Note 2): GRD/ZRD package | 36°C/W |
| Storage temperature range, T _{stg} | . −65°C to 150°C |

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

| | | MIN | MAX | UNIT |
|----------------|---|-----|-----|------|
| VCC | Supply voltage | 2.3 | 3.6 | V |
| | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | | |
| VIH | High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2 | | V |
| | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 0.7 | |
| VIL | Low-level control input voltage V _{CC} = 2.7 V to 3.6 V | | 0.8 | V |
| Т _А | Operating free-air temperature | -40 | 85 | °C |

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS204 - JULY 2005

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PA | RAMETER | | MIN TYP [†] | MAX | UNIT | | |
|----------------------------|----------------|--|--|---------------------------------|------|------|----|
| VIK | | V _{CC} = 3 V, | lj = -18 mA | | | -1.2 | V |
| Ц | | V _{CC} = 3.6 V, | $V_I = V_{CC} \text{ or } GND$ | | | ±1 | μA |
| loff | | $V_{CC} = 0,$ | V_{I} or V_{O} = 0 to 3.6 V | | | 10 | μA |
| ICC | | V _{CC} = 3.6 V, | I _O = 0, | $V_I = V_{CC} \text{ or } GND$ | | 10 | μA |
| ΔI_{CC}^{\ddagger} | Control inputs | V _{CC} = 3.6 V, | One input at 3 V, | Other inputs at V_{CC} or GND | | 300 | μΑ |
| Ci | Control inputs | V _I = 3.3 V or 0 | | | 4.5 | | pF |
| C _{io(OFI} | =) | V _O = 3.3 V or 0, | $\overline{OE} = V_{CC}$ | | 6.5 | | pF |
| | | | | lı = 64 mA | 5 | 8 | |
| | | V _{CC} = 2.3 V, TYP at V _{CC} = 2.5 V | $V_{I} = 0$ | lı = 24 mA | 5 | 8 | |
| 6 | | | V _I = 1.7 V, I _I = 15 mA | | 27 | 40 | 0 |
| r _{on} § | | | | lj = 64 mA | 5 | 7 | Ω |
| | | V _{CC} = 3 V | $V_{I} = 0$ | I _I = 24 mA | 5 | 7 | |
| | | | V _I = 2.4 V, I _I = 15 mA | | 10 | 15 | |

[†] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

[‡] This is the increase in supply current for each input that is at the specified voltage level, rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO | V _{CC} = ± 0.2 | 2.5 V 2 V | V _{CC} = ± 0.3 | UNIT | |
|-------------------|-----------------|----------|----------------------------|--------------|----------------------------|------|----|
| | (INPOT) | (OUTPUT) | MIN | MAX | MIN | MAX | 1 |
| t _{pd} ¶ | A or B | B or A | | 0.15 | | 0.25 | ns |
| ten | OE | A or B | 0.5 | 6 | 0.5 | 5.2 | ns |
| ^t dis | OE | A or B | 0.5 | 6.2 | 0.5 | 6.7 | ns |

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SCDS204 - JULY 2005



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|-------------------|-----------------------|----------------------------------|--------------------|------|----------------|----------------------------|------------------|------------------------------|
| 74CBTLV16211CGRDR | ACTIVE | BGA MI CROSTA R JUNI OR | GRD | 54 | 1000 | TBD | SNPB | Level-1-240C-UNLIM |
| 74CBTLV16211CZRDR | ACTIVE | BGA MI CROSTA R JUNI OR | ZRD | 54 | 1000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|----------------------------------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| 74CBTLV16211CGRDR | BGA MI CROSTA R JUNI OR | GRD | 54 | 1000 | 330.0 | 16.4 | 5.8 | 8.3 | 1.55 | 8.0 | 16.0 | Q1 |
| 74CBTLV16211CZRDR | BGA MI CROSTA R JUNI OR | ZRD | 54 | 1000 | 330.0 | 16.4 | 5.8 | 8.3 | 1.55 | 8.0 | 16.0 | Q1 |



PACKAGE MATERIALS INFORMATION

19-Mar-2008




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|-------------------------|-----------------|------|------|-------------|------------|-------------|
| 74CBTLV16211CGRDR | BGA MICROSTAR JUNIOR | GRD | 54 | 1000 | 333.2 | 345.9 | 28.6 |
| 74CBTLV16211CZRDR | BGA MICROSTAR JUNIOR | ZRD | 54 | 1000 | 333.2 | 345.9 | 28.6 |

GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


 \bigcirc Falls within JEDEC MO-205 variation DD.

D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated