

# **MAX5048**

# 7.6A, 12ns, SOT23/TDFN, MOSFET Driver

### **General Description**

#### The MAX5048A/MAX5048B are high-speed MOSFET drivers capable of sinking/sourcing 7.6A/1.3A peak currents. These devices take logic input signals and drive a large external MOSFET. The MAX5048A/MAX5048B have inverting and noninverting inputs that give the user greater flexibility in controlling the MOSFET. They feature two separate outputs working in complementary mode, offering flexibility in controlling both turn-on and turn-off switching speeds.

The MAX5048A/MAX5048B have internal logic circuitry, which prevents shoot-through during output state changes. The logic inputs are protected against voltage spikes up to +14V, regardless of V+ voltage. Propagation delay time is minimized and matched between the inverting and noninverting inputs. The MAX5048A/MAX5048B have very fast switching times combined with very short propagation delays (12ns typ), making them ideal for high-frequency circuits.

The MAX5048A/MAX5048B operate from a +4V to +12.6V single power supply and typically consume 0.95mA of supply current. The MAX5048A has CMOS input logic levels, while the MAX5048B has standard TTL input logic levels. These devices are available in space-saving 6-pin SOT23 and TDFN packages.

#### **Applications**


Power MOSFET Switching

Switch-Mode Power Supplies

**DC-DC** Converters

Motor Control

Power-Supply Modules



### **Typical Operating Circuit**

#### Features


- Independent Source-and-Sink Outputs for **Controllable Rise and Fall Times**
- ♦ +4V to +12.6V Single Power Supply
- 7.6A/1.3A Peak Sink/Source Drive Current
- Old Open-Drain n-Channel Sink Output
- 2Ω Open-Drain p-Channel Source Output
- 12ns (typ) Propagation Delay
- Matching Delay Time Between Inverting and Noninverting Inputs
- VCC/2 CMOS (MAX5048A)/TTL (MAX5048B) Logic Inputs
- ♦ 1.6V Input Hysteresis
- ♦ Up to +14V Logic Inputs (Regardless of V+ Voltage)
- Low Input Capacitance: 2.5pF (typ)
- ♦ -40°C to +125°C Operating Temperature Range
- ♦ 6-Pin SOT23 and TDFN Packages

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	LOGIC INPUT	-
MAX5048AAUT-T	-40°C to +125°C	6 SOT23	V <sub>CC</sub> /2 CMOS	ABEC
MAX5048BAUT-T	-40°C to +125°C	6 SOT23	TTL	ABED
MAX5048AATT-T	-40°C to +125°C	6 TDFN-EP*	V <sub>CC</sub> /2 CMOS	AKV
MAX5048BATT-T	-40°C to +125°C	6 TDFN-EP*	TTL	AKW
Ordering Informat	ion continued at	end of data	sheet.	

continued at end of data sheet

### **Pin Configurations**



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642. or visit Maxim's website at www.maximintegrated.com.

### **ABSOLUTE MAXIMUM RATINGS**

Voltages Referenced to GND

V+	0.3V to +13V
IN+, IN	0.3V to +14V
N_OUT, P_OUT	0.3V to (V+ + 0.3V)
N_OUT Continuous Output Current (Note 1	)
P_OUT Continuous Output Current (Note 1	)100mA
Continuous Power Dissipation* ( $T_A = +70^{\circ}$	C)
6-Pin SOT23 (derate 9.1mW/°C above +	70°C)727mW

**Note 1:** Continuous output current is limited by the power dissipation of the package. \*As per JEDEC51 standard.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **PACKAGE THERMAL CHARACTERISTICS (Note 2)**

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

### **ELECTRICAL CHARACTERISTICS**

 $(V + = +12V, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$  (Note 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
POWER SUPPLY	•			•			
V+ Operating Range	V+			4.0		12.6	V
V+ Undervoltage Lockout	UVLO	V+ rising		3.25	3.6	4.00	V
V+ Undervoltage Lockout Hysteresis					400		mV
V+ Undervoltage Lockout to Output Delay Time		V+ rising			300		ns
V+ Supply Current	l+	IN+ = IN- = V+			0.95	1.5	mA
n-CHANNEL OUTPUT							
	Derrit	$V_{V+} = +10V,$	$T_A = +25^{\circ}C$		0.23	0.26	
Driver Output Resistance— Pulling Down (MAX5048AAUT/		$I_{N-OUT} = -100 \text{mA}$	$T_{A} = +125^{\circ}C$		0.38	0.43	Ω
MAX5048BAUT)	R <sub>ON-N</sub>	V <sub>V+</sub> = +4.5V, I <sub>N-OUT</sub> = -100mA	$T_A = +25^{\circ}C$		0.24	0.28	
			$T_{A} = +125^{\circ}C$		0.40	0.47	
	R <sub>ON-N</sub>	V <sub>V+</sub> = +10V, I <sub>N-OUT</sub> = -100mA	$T_A = +25^{\circ}C$		0.31	0.34	
Driver Output Resistance— Pulling Down (MAX5048AATT/ MAX5048BATT)			$T_{A} = +125^{\circ}C$		0.46	0.51	Ω
		$V_{V+} = +4.5V,$	$T_A = +25^{\circ}C$		0.32	0.36	] 52
		$I_{N-OUT} = -100 \text{mA}$	$T_{A} = +125^{\circ}C$		0.48	0.55	

# **MAX5048**

7.6A, 12ns, SOT23/TDFN, MOSFET Driver

## **ELECTRICAL CHARACTERISTICS (continued)**

(V+ = +12V,  $T_A$  = -40°C to +125°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 3)

PARAMETER	SYMBOL	C	ONDITIONS	MIN	ТҮР	MAX	UNITS	
Power-Off Pulldown Resistance		V+ = 0 or unconnected, $I_{N-OUT}$ = -10mA, T <sub>A</sub> = +25°C			3.3	10	Ω	
Power-Off Pulldown Clamp Voltage		V+ = 0 or unconnected, $I_{N-OUT}$ = -10mA, T <sub>A</sub> = +25°C			0.85	1.0	V	
Output Leakage Current	I <sub>LK-N</sub>	$N_OUT = V+$			6.85	20	μA	
Peak Output Current (Sinking)	I <sub>PK-N</sub>	$C_{L} = 10,000 pF$			7.6		А	
p-CHANNEL OUTPUT								
		$V_{V+} = +10V,$	$T_A = +25^{\circ}C$		2.00	3.00		
Driver Output Resistance—	_	$I_{P-OUT} = 50mA$	T <sub>A</sub> = +125°C		2.85	4.30	6	
Pulling Up (MAX5048AAUT/ MAX5048BAUT)	Ron-p	$V_{V+} = +4.5V$ ,	T <sub>A</sub> = +25°C		2.20	3.30	Ω	
		$I_{P-OUT} = 50 mA$	T <sub>A</sub> = +125°C		3.10	4.70		
		$V_{V+} = +10V,$	T <sub>A</sub> = +25°C		2.08	3.08		
Driver Output Resistance—		IP-OUT = 50mA	T <sub>A</sub> = +125°C		2.93	4.38	Ω	
Pulling Up (MAX5048AATT/ MAX5048BATT)	Ron-p	$V_{V+} = +4.5V,$ IP-OUT = 50mA	T <sub>A</sub> = +25°C		2.28	3.38		
MAA3046BATT)			T <sub>A</sub> = +125°C		3.18	4.78		
Output Leakage Current	I <sub>LK-P</sub>	P_OUT = 0			0.001	10	μA	
Peak Output Current (Sourcing)	IPK-P	$C_{L} = 10,000 pF$			1.3		A	
LOGIC INPUT	1	· ·						
	VIH	MAX5048A		0.67 x V	′+			
Logic 1 Input Voltage		MAX5048B		2.4			V	
		MAX5048A			0	.33 x V+		
Logic 0 Input Voltage	VIL	MAX5048B				0.8	V	
		MAX5048A			1.6			
Logic-Input Hysteresis	VHYS	MAX5048B			0.68		- V	
Logic-Input Current		$V_{IN} = V + \text{ or } 0$			0.001	10	μA	
Input Capacitance	CIN				2.5		pF	
SWITCHING CHARACTERISTICS	FOR V+ =	+10V						
		C <sub>L</sub> = 1000pF			8			
Rise Time	t <sub>R</sub>	$C_{L} = 5000 pF$		45 82			ns	
		C <sub>L</sub> = 10,000pF						
Fall Time		C <sub>L</sub> = 1000pF			3.2			
	t⊨	$C_{L} = 5000 pF$			7.5		ns	
		$C_{L} = 10,000 pF$			12.5			
Turn-On Propagation Delay Time	td-on	Figure 1, C <sub>L</sub> = 1000pF (Note 4)		7	12	25	ns	
Turn-Off Propagation Delay Time	tD-OFF	Figure 1, $C_L = 1000 \text{pF}$ (Note 4)		7	12	25	ns	
Break-Before-Make Time					2.5		ns	


### **ELECTRICAL CHARACTERISTICS (continued)**


(V+ = +12V,  $T_A$  = -40°C to +125°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
SWITCHING CHARACTERISTICS FOR V+ = +4.5V						
		C <sub>L</sub> = 1000pF		12		
Rise Time	t <sub>R</sub>	$C_{L} = 5000 pF$		41		ns
		$C_{L} = 10,000 pF$		74		7
	tF	$C_{L} = 1000 pF$		3.0		
Fall Time		$t_{F}$ C <sub>L</sub> = 5000pF 7		7.0		ns
		C <sub>L</sub> = 10,000pF		11.3		
Turn-On Propagation Delay Time	td-on	Figure 1, $C_L = 1000 pF$ (Note 4)	8	14	27	ns
Turn-Off Propagation Delay Time	tD-OFF	Figure 1, $C_L = 1000 pF$ (Note 4)	8	14	27	ns
Break-Before-Make Time				4.2		ns

**Note 3:** All DC specifications are 100% tested at  $T_A = +25^{\circ}$ C. Specifications over -40°C to +125°C are guaranteed by design. **Note 4:** Guaranteed by design, not production tested.


#### ( $C_L$ = 1000pF, $T_A$ = +25°C, unless otherwise noted.)






#### PROPAGATION DELAY TIME, LOW-TO-HIGH vs. SUPPLY VOLTAGE

**Typical Operating Characteristics** 



### **Typical Operating Characteristics (continued)**


(C<sub>L</sub> = 1000pF,  $T_A$  = +25°C, unless otherwise noted.)




### **Typical Operating Characteristics (continued)**

(C<sub>L</sub> = 1000pF,  $T_A$  = +25°C, unless otherwise noted.)


#### **INPUT VOLTAGE vs. OUTPUT VOLTAGE** $(V + = +4V, C_L = 5000 pF)$



20ns/div



# **INPUT VOLTAGE vs. OUTPUT VOLTAGE** $(V + = +4V, C_L = 5000 pF)$ IN+ 2V/div OUTPUT 2V/div




20ns/div

# **INPUT VOLTAGE vs. OUTPUT VOLTAGE** $(V + = +12V, C_L = 5000 pF)$ IN+ 5V/div ..... OUTPUT 5V/div


20ns/div

**INPUT VOLTAGE vs. OUTPUT VOLTAGE**  $(V + = +12V, C_L = 10,000pF)$ 


20ns/div



#### **INPUT VOLTAGE vs. OUTPUT VOLTAGE** $(V + = +12V, C_L = 10,000pF)$



### **INPUT VOLTAGE vs. OUTPUT VOLTAGE** (V+ = +12V, CL = 5000pF)



Maxim Integrated

PIN	NAME	FUNCTION
1	V+	Power Supply. Bypass to GND with a 0.1µF ceramic capacitor.
2	P_OUT	p-Channel Open-Drain Output. Sources current for MOSFET turn-on.
3	N_OUT	n-Channel Open-Drain Output. Sinks current for MOSFET turn-off.
4	GND	Ground
5	IN-	Inverting Logic Input Terminal. Connect to GND when not used.
6	IN+	Noninverting Logic Input Terminal. Connect to V+ when not used.
_	EP	Exposed paddle. Connect to GND. Solder EP to the GND plane for improved thermal performance.

#### \_Pin Description

### **Detailed Description**

#### **Logic Inputs**

The MAX5048A/MAX5048Bs' logic inputs are protected against voltage spikes up to +14V, regardless of the V+ voltage. The low 2.5pF input capacitance of the inputs reduces loading and increases switching speed. These devices have two inputs that give the user greater flexibility in controlling the MOSFET. Table 1 shows all possible input combinations.

The difference between the MAX5048A and the MAX5048B is the input threshold voltage. The MAX5048A has V<sub>CC</sub>/2 CMOS logic-level thresholds, while the MAX5048B has TTL logic-level thresholds (see the *Electrical Characteristics*). For V+ above 5.5V, V<sub>IH</sub> (typ) = 0.5x(V+) + 0.8V and V<sub>IL</sub> (typ) = 0.5x(V+) - 0.8V. As V+ is reduced from 5.5V to 4V, V<sub>IH</sub> and V<sub>IL</sub> gradually approach V<sub>IH</sub> (typ) = 0.5x(V+) + 0.65V and V<sub>IL</sub> (typ) = 0.5x(V+) - 0.65V. Connect IN+ to V+ or IN- to GND when not used. Alternatively, the unused input can be used as an ON/OFF pin (see Table 1).

### Table 1. Truth Table

IN+	IN-	p-CHANNEL	n-CHANNEL
L	L	OFF	ON
L	Н	OFF	ON
Н	L	ON	OFF
Н	Н	OFF	ON

L = Logic low

H = Logic high

#### Undervoltage Lockout (UVLO)

When V+ is below the UVLO threshold, the N-channel is ON and the P-channel is OFF, independent of the state of the inputs. The UVLO is typically 3.6V with 400mV typical hysteresis to avoid chattering.

#### **Driver Outputs**

The MAX5048A/MAX5048B provide two separate outputs. One is an open-drain P-channel, the other an open-drain N-channel. They have distinct current sourcing/sinking capabilities to independently control the rise and fall times of the MOSFET gate. Add a resistor in series with P\_OUT/N\_OUT to slow the corresponding rise/fall time of the MOSFET gate.

#### **Applications Information**

#### Supply Bypassing, Device Grounding, and Placement

Ample supply bypassing and device grounding are extremely important because when large external capacitive loads are driven, the peak current at the V+ pin can approach 1.3A, while at the GND pin the peak current can approach 7.6A. V<sub>CC</sub> drops and ground shifts are forms of negative feedback for inverters and, if excessive, can cause multiple switching when the INinput is used and the input slew rate is low. The device driving the input should be referenced to the MAX5048A/MAX5048B GND pin especially when the INinput is used. Ground shifts due to insufficient device grounding may disturb other circuits sharing the same AC ground return path. Any series inductance in the V+, P\_OUT, N\_OUT and/or GND paths can cause oscillations due to the very high di/dt that results when the MAX5048A/MAX5048B are switched with any capacitive load. A 0.1µF or larger value ceramic capacitor is recommended bypassing V+ to GND and placed as close to the pins as possible. When driving very large loads (e.g., 10nF) at minimum rise time, 10µF or more of parallel storage capacitance is recommended. A ground plane is highly recommended to minimize ground return resistance and series inductance. Care should be taken to place the MAX5048A/MAX5048B as close as possible to the external MOSFET being driven to further minimize board inductance and AC path resistance.

#### **Power Dissipation**

Power dissipation of the MAX5048A/MAX5048B consists of three components, caused by the quiescent current, capacitive charge and discharge of internal nodes, and the output current (either capacitive or resistive load). The sum of these components must be kept below the maximum power-dissipation limit.




Figure 1. Timing Diagram and Test Circuit

The quiescent current is 0.95mA typical. The current required to charge and discharge the internal nodes is frequency dependent (see the *Typical Operating Characteristics*). The MAX5048A/MAX5048B power dissipation when driving a ground referenced resistive load is:

#### $P = D \times RON(MAX) \times ILOAD^2$

where D is the fraction of the period the MAX5048A/ MAX5048Bs' output pulls high,  $R_{ON}$  (MAX) is the maximum on-resistance of the device with the output high (P-channel), and I<sub>LOAD</sub> is the output load current of the MAX5048A/MAX5048B.

For capacitive loads, the power dissipation is:

$$P = C_{LOAD} \times (V+)^2 \times FREQ$$

where  $C_{LOAD}$  is the capacitive load, V+ is the supply voltage, and FREQ is the switching frequency.

#### **Layout Information**

The MOSFET drivers MAX5048A/MAX5048B sourceand-sink large currents to create very fast rise and fall edges at the gate of the switching MOSFET. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following PCB layout guidelines are recommended when designing with the MAX5048A/MAX5048B:

- Place one or more 0.1µF decoupling ceramic capacitor(s) from V+ to GND as close to the device as possible. At least one storage capacitor of 10µF (min) should be located on the PC board with a low resistance path to the V+ pin of the MAX5048A/MAX5048B.
- There are two AC current loops formed between the device and the gate of the MOSFET being driven. The MOSFET looks like a large capacitance from gate to source when the gate is being pulled low. The active current loop is from N OUT of the MAX5048A/MAX5048B to the MOSFET gate to the MOSFET source and to GND of the MAX5048A/ MAX5048B. When the gate of the MOSFET is being pulled high, the active current loop is from P\_OUT of the MAX5048A/MAX5048B to the MOSFET gate to the MOSFET source to the GND terminal of the decoupling capacitor to the V+ terminal of the decoupling capacitor and to the V+ terminal of the MAX5048A/MAX5048B. While the charging current loop is important, the discharging current loop is critical. It is important to minimize the physical distance and the impedance in these AC current paths.
- In a multilayer PCB, the component surface layer surrounding the MAX5048A/MAX5048B should consist of a GND plane containing the discharging and charging current loops.




Figure 2. MAX5048A/MAX5048B Functional Diagram




Figure 4. Boost Converter




Figure 3. Noninverting Application





Figure 5. MAX5048A/MAX5048B in High-Power Synchronous Buck Converter

### **Pin Configurations (continued)**



### Chip Information

PROCESS: BICMOS

### Ordering Information (continued)

TEMP RANGE	PIN- PACKAGE	LOGIC INPUT	-
-40°C to +125°C	6 SOT23	V <sub>CC</sub> /2 CMOS	ABEC
-40°C to +125°C	6 SOT23	TTL	ABED
-40°C to +125°C	6 TDFN-EP*	V <sub>CC</sub> /2 CMOS	AKV
-40°C to +125°C	6 TDFN-EP*	TTL	AKW
	-40°C to +125°C -40°C to +125°C -40°C to +125°C	TEMP RANGE PACKAGE   -40°C to +125°C 6 SOT23   -40°C to +125°C 6 SOT23   -40°C to +125°C 6 TDFN-EP*	TEMP RANGE PACKAGE INPUT   -40°C to +125°C 6 SOT23 VCC/2 CMOS   -40°C to +125°C 6 SOT23 TTL

+Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

\*EP = Exposed pad.

 $LI = L \lambda p 0 3 E 0 p a 0.$ 

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
6 SOT23	U6F+6	<u>21-0058</u>	<u>90-0175</u>
6 TDFN	—	<u>21-0137</u>	<u>90-0058</u>

### **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
5	11/12	Added "+" lead(Pb)-free/RoHS-compliant designations to Ordering Information	1, 9



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

#### Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

© 2012 Maxim Integrated Products, Inc.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.