# 8-Bit Shift and Store Register

# **High-Performance Silicon-Gate CMOS**

The MC74HC4094A is a high speed CMOS 8-bit serial shift and storage register. This device consists of an 8-bit shift register and latch with 3-state output buffers. Data is shifted on positive clock (CP) transitions. The data in the shift register is transferred to the storage register when the Strobe (STR) input is high. The output buffers are enabled when the Output Enable (OE) input is set high. Two serial outputs (QS<sub>1</sub>, QS<sub>2</sub>) are available for cascading multiple devices.

### **Features**

- Wide Operating Voltage Range: 2.0 to 6.0 V
- Low Power Dissipation:  $I_{CC} = < 10 \mu A$
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These are Pb-Free Devices

### **Typical Applications**

- Serial-to-Parallel Conversion
- Remote Control Storage Register




# ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAMS




SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G, • = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.




Figure 2. Logic Symbol

Figure 3. IEC Logic Symbol




Figure 4. Functional Diagram




Figure 5. Logic Diagram

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	$-0.5$ to $V_{CC} + 0.5$	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	$-0.5$ to $V_{CC} + 0.5$	V
I <sub>in</sub>	DC Input Current, per Pin	± 20	mA
I <sub>out</sub>	DC Output Current, per Pin	± 35	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	± 75	mA
P <sub>D</sub>	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating – SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\rm CC}$ ). Unused outputs must be left open.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time V <sub>Ct</sub> (Figure 1) V <sub>Ct</sub> V <sub>Ct</sub>	0 0 0	1000 500 400	ns

# **FUNCTIONAL TABLE**

	INP	UTS		PARALLEL	OUTPUTS	SERIAL C	DUTPUTS
СР	OE	STR	D	QP0	QPn	QS1	QS2
1	L	Х	Х	Z	Z	Q'6	NC
<b>1</b>	L	Х	Х	Z	Z	NC	QP7
1	Н	L	Х	NC	NC	Q'6	NC
1	Н	Н	L	L	QPn-1	Q'6	NC
1	Н	Н	Н	Н	QPn-1	Q'6	NC
<b>\</b>	Н	Н	Н	NC	NC	NC	QP7

### **Notes**

- 1. H = HIGH voltage level
  - L = LOW voltage level
  - X = don't care
  - Z = high impedance OFF-state

- NC = no change

  ↑ = LOW-to-HIGH CP transition

  ↓ = HIGH-to-LOW CP transition

Q'6 = the information in the seventh register stage is transferred to the 8th register stage and QSn output at the positive clock edge




Figure 6. Timing Diagram

# **DC CHARACTERISTICS**

				Guaranteed Limits			
Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	-55°C to 25°C	≤ <b>85°C</b>	≤ 125°C	Uni
$V_{IH}$	Minimum High-Level Input	$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$	2.0	1.5	1.5	1.5	V
	Voltage	I <sub>OUT</sub>  ≤ 20 μA	3.0	2.1	2.1	2.1	
			4.5	3.15	3.15	3.15	
			6.0	4.2	4.2	4.2	
$V_{IL}$	Maximum Low-Level Input	$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$	2.0	0.5	0.5	0.5	V
	Voltage	I <sub>OUT</sub>  ≤ 20 μA	3.0	0.9	0.9	0.9	
			4.5	1.35	1.35	1.35	
			6.0	1.8	1.8	1.8	
V <sub>OH</sub>	Minimum High-Level Output	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.0	1.9	1.9	1.9	V
	Voltage	I <sub>OUT</sub>  ≤ 20 μA	3.0	2.9	2.9	2.9	
			4.5	4.4	4.4	4.4	
			6.0	5.9	5.9	5.9	
		$V_{IN} = V_{IH}$ or $V_{IL}$ , $  _{OUT}  = 2.4$ mA	3.0	2.75	2.7	2.6	
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> ,  I <sub>OUT</sub>   = 4 mA	4.5	4.25	4.2	4.1	
		$V_{IN} = V_{IH}$ or $V_{IL}$ , $  _{OUT}  = 5.2$ mA	6.0	5.75	5.7	5.6	
V <sub>OL</sub>	Maximum Low-Level Output	$V_{IN} = V_{IH} \text{ or } V_{IL},   _{OUT}  \le 20 \mu A$	2.0	0.1	0.1	0.1	V
	Voltage		3.0	0.1	0.1	0.1	
			4.5	0.1	0.1	0.1	
			6.0	0.1	0.1	0.1	
		$V_{IN} = V_{IH}$ or $V_{IL}$ , $  _{OUT}  = 2.4$ mA	3.0	0.25	0.3	0.4	
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub>  = 4 mA	4.5	0.25	0.3	0.4	
		$V_{IN} = V_{IH}$ or $V_{IL}$ , $  _{OUT}  = 5.2$ mA	6.0	0.25	0.3	0.4	
I <sub>IN</sub>	Maximum Input Leakage Current	$V_{IN} = V_{CC}$ or GND	6.0	±0.1	±1	±1	μΔ
I <sub>OZ</sub>	Maximum Tri-State Output Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> or GND V <sub>OUT</sub> = V <sub>CC</sub> or GND	6.0	±0.5	±5	±10	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	6.0	4.0	40	80	μA

# AC CHARACTERISTICS ( $t_f = t_r = 6 \text{ ns}, C_L = 50 \text{ pF}$ )


				Guaranteed Limits			
Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	-55°C to 25°C	≤ <b>85°C</b>	≤ 125°C	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	Figure 7	2.0	120	150	170	ns
	CP to QS <sub>1</sub>		3.0	90	100	110	
			4.5	30	38	45	
			6.0	26	33	38	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	Figure 7	2.0	120	150	170	ns
	CP to QS <sub>2</sub>		3.0	90	100	110	
			4.5	27	34	41	
			6.0	23	29	35	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	Figure 7	2.0	120	150	170	ns
	CP to QP <sub>n</sub>		3.0	90	100	110	
			4.5	39	49	59	
			6.0	33	42	50	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	Figure 8	2.0	120	150	170	ns
	STR to QP <sub>n</sub>		3.0	90	100	110	
			4.5	36	45	54	
			6.0	31	38	46	
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum 3-State Output Enable Time	Figure 9	2.0	120	140	160	ns
	OE to QP <sub>n</sub>		3.0	80	100	120	
			4.5	35	44	53	
			6.0	30	37	45	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum 3-State Output Enable Time	Figure 9	2.0	100	120	140	ns
	OE to QP <sub>n</sub>		3.0	70	90	110	
			4.5	25	31	38	
			6.0	21	26	32	
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Transition Time	Figure 7	2.0	70	90	110	ns
			3.0	40	60	80	
			4.5	18	22	25	
			6.0	16	19	22	
t <sub>W</sub>	Minimum Clock Pulse Width	Figure 7	2.0	80	100	120	ns
	High or Low		3.0	50	60	80	
			4.5	16	20	24	
			6.0	14	17	20	
t <sub>W</sub>	Minimum Strobe Pulse Width	Figure 8	2.0	80	100	120	ns
	High		3.0	50	60	80	
			4.5	16	20	24	
			6.0	14	17	20	
t <sub>SU</sub>	Minimum Set-up Time	Figure 10	2.0	50	65	75	ns
	D to CP		3.0	30	35	45	
			4.5	10	13	15	
			6.0	9	11	13	1

# AC CHARACTERISTICS ( $t_f = t_r = 6 \text{ ns}, C_L = 50 \text{ pF}$ )

			Guarante			ts			
Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	-55°C to 25°C	≤ <b>85°C</b>	≤ <b>125°C</b>	Unit		
t <sub>SU</sub>	Minimum Set-up Time	Figure 8	2.0	100	125	150	ns		
	CP to STR		3.0	60	75	90	1		
			4.5	20	25	30	1		
			6.0	17	21	26	1		
t <sub>h</sub>	Minimum Hold Time	Figure 10	2.0	3	3	3	ns		
	D to CP		3.0	3	3	3	7		
		†	4.5	3	3	3			
			6.0	3	3	3	7		
t <sub>h</sub>	Minimum Hold Time	Figure 8	2.0	0	0	0	ns		
	CP to STR	CFIUSTR	CFIOSIR		3.0	0	0	0	
			4.5	0	0	0			
			6.0	0	0	0	1		
f <sub>MAX</sub>	Minimum Clock Pulse Frequency	Figure 7	2.0	6	5	4	MHz		
			3.0	18	14	12			
			4.5	30	24	20			
			6.0	35	28	24			
C <sub>in</sub>	Maximum Input Capacitance		-	10	10	10	pF		
C <sub>out</sub>	Maximum Output Capacitance		-	15	15	15	pF		
C <sub>PD</sub>	Power Dissipation Capacitance (Note 2)		_	140	140	140	pF		

<sup>2.</sup>  $C_{PD}$  is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from:  $I_{CC}$ (operating)  $\approx C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$  where  $N_{SW}$  = total number of outputs switching and  $f_{IN}$  = switching frequency.


#### **AC WAVEFORMS**




STR Input  $\begin{array}{c} & & & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ &$ 

Figure 7. Waveforms showing the clock (CP) to output (QPn, QS1, QS2) propagation delays, the clock pulse width and the maximum clock frequency.

Figure 8. Waveforms showing the strobe (STR) to output (QPn) propagation delays, the strobe pulse width, the clock set-up and hold times for the strobe input.







the input is permitted to change for predictable output performance.

Figure 9. Waveforms showing the 3-state enable and disable times for input OE.

Figure 10. Waveforms showing the data set-up and hold times for the data input.

# **TEST CIRCUITS**





\*Includes all probe and jig capacitance

Figure 11. AC Characteristics Load Circuits

### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC74HC4094ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HC4094ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74HC4094ADTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74HC4094ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLVHC4094BDTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>Includes all probe and jig capacitance

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

# **MECHANICAL CASE OUTLINE**



**DATE 29 DEC 2006** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

STYLE 1: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	COLLECTOR BASE EMITTER NO CONNECTION EMITTER BASE COLLECTOR COLLECTOR BASE EMITTER NO CONNECTION	2. 3. 4. 5. 6. 7. 8. 9.	CATHODE ANODE NO CONNECTION CATHODE CATHODE NO CONNECTION ANODE CATHODE CATHODE ANODE ANODE NO CONNECTION	2. 3. 4. 5. 6. 7. 8. 9.	COLLECTOR, DYE #1 BASE, #1 EMITTER, #1 COLLECTOR, #1 COLLECTOR, #2 BASE, #2 EMITTER, #2 COLLECTOR, #2 COLLECTOR, #2 COLLECTOR, #3	STYLE 4: PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.		н	
12.	EMITTER		CATHODE		COLLECTOR, #3				
	BASE		CATHODE		COLLECTOR, #3	12.			
13.	COLLECTOR	13.	NO CONNECTION	13.		13.	BASE, #2 EMITTER. #2	SOLDERING	FOOTPRINT
14. 15.	EMITTER	14.		14. 15.		14. 15.	BASE, #1		
16.	COLLECTOR		CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1		BX
10.	COLLECTOR	10.	CATHODE	10.	COLLECTOR, #4	10.	LIVIII I LIT, # I	<b>≺</b> 6.	.40
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.				<u> </u>	
2.	DRAIN, #1	2.	CATHODE	2.	COMMON DRAIN (OUTPUT			_	16
3.	DRAIN, #2	3.	CATHODE	3.	COMMON DRAIN (OUTPUT	Γ)		<u>*                                      </u>	
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH				
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	Γ)	16)	× <b>T</b>	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		0.5	8	·
7.	DRAIN, #4	7.		7.	COMMON DRAIN (OUTPUT	Γ)			
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH				
9.	GATE, #4	9.		9.	SOURCE P-CH				<u> </u>
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT	Γ)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT	Γ)			
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT	Γ)			1 07
13.	GATE, #2	13.	ANODE	13.	GATE N-CH				
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPUT	Γ)			↓ PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT	Γ)			\ \tau=\frac{1}{2}
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH				
								8	9 = + -
									DIMENSIONS: MILLIMETERS


DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repo- Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-16		PAGE 1 OF 1		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

0.10 (0.004)


D

-T- SEATING PLANE



TSSOP-16 CASE 948F-01 ISSUE B

**DATE 19 OCT 2006** 




#### NOTES

- JIES:
  DIMENSIONING AND TOLERANCING PER
  ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A DOES NOT INCLUDE MOLD
  FLASH. PROTRUSIONS OR GATE BURRS.
  MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252	BSC
M	0°	8°	0°	8 °

## **SOLDERING FOOTPRINT**

G



# **GENERIC MARKING DIAGRAM\***

168888888 XXXX XXXX **ALYW** 1<del>88888888</del>

XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1			

**DETAIL E** 

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales