



## **Content**







<span id="page-3-0"></span>

# **Chapter 1** *Overview*

The Starter Platform for OpenVINO™ Toolkit presents a robust hardware design platform built around the Intel Cyclone V FPGA, it also provides a powerful platform of reconfigurable power with high performance and low power processing system. The Starter Platform for OpenVINO™ Toolkit is equipped with PCIe Gen2x4, high-speed DDR3 memory, GPIO, Arduino and much more that promises many exciting applications.

The Starter Platform for OpenVINO™ Toolkit is equipped with PCIe Gen2x4 interface, it is low development cost, and can support users who develop mainstream applications and OpenCL applications based on PCIe, as well as a wide range of high-speed connectivity applications.

The Starter Platform for OpenVINO™ Toolkit contains all the tools needed to use the board in conjunction with a computer that runs the Microsoft Windows 7 or later.



## <span id="page-3-1"></span>**1.1 Package Contents**

**Figure 1-1 Starter Platform for OpenVINO™ Toolkit package contents**

#### ■ Starter Platform for OpenVINO<sup>™</sup> Toolkit package includes

1. Terasic Starter Platform for OpenVINO™ Toolkit

TSP User Manual April 30, 2020



- 2. Quick Start Guide
- 3. PCIe Bracket (Installed)
- 4. Fan (Installed)
- 5. Screw and Silicon Footstands Package
- 6. AC Power Cord
- 7. Power Adapter
- 8. USB to mini-USB Cable

## <span id="page-4-0"></span>**1.2 Starter Platform for OpenVINO™ Toolkit System CD**

The Starter Platform for OpenVINO™ Toolkit System CD contains all the documents and supporting materials associated with Starter Platform for OpenVINO™ Toolkit, including the user manual, system builder, reference designs, and device datasheets. Users can download this system CD from the link [http://tsp.terasic.com/.](http://tsp.terasic.com/)

## <span id="page-4-1"></span>**1.3 Getting Help**

Here are the addresses where you can get help if you encounter any problems:

- **•** Terasic Inc.
- 9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwan
- Email: support@terasic.com.cn
- $\bullet$  Tel.: +886-3-575-0880
- Website:<http://tsp.terasic.com/>

<span id="page-5-0"></span>

# **Chapter 2** *Introduction*

This chapter provides an introduction to the features and design characteristics of the Starter Platform for OpenVINO™ Toolkit.

## <span id="page-5-1"></span>**2.1 Layout and Components**

**[Figure 2-1](#page-5-2)** and **[Figure 2-2](#page-6-1)** shows a photograph of the board. It depicts the layout of the board and indicates the location of the connectors and key components.



<span id="page-5-2"></span>**Figure 2-1 Starter Platform for OpenVINO™ Toolkit (top view)** 





 **Figure 2-2 Starter Platform for OpenVINO™ Toolkit (bottom view)**

<span id="page-6-1"></span>The Starter Platform for OpenVINO™ Toolkit board has many features that allow users to implement a wide range of designed circuits, from simple circuits to various multimedia projects:

- Intel FPGA Cyclone® V GT 5CGTFD9D5F27C7N device
- Serial configuration device EPCQ256
- USB-Blaster II onboard for programming; JTAG Mode
- UART to USB (USB Mini-B connector)
- $\bullet$  PCIe Gen2x4
- 1GB DDR3 SDRAM (32-bit data bus)
- 64MB SDRAM (16-bit data bus)
- $\bullet$  4 push-buttons
- $\bullet$  4 slide switches
- 4 green LED
- Two 7-segment displays
- Four 50MHz clock sources from the clock generator
- One Arduino header
- Two 40 pin GPIO header

## <span id="page-6-0"></span>**2.2 Block Diagram of the Starter Platform for OpenVINO™ Toolkit**

TSP User Manual April 30, 2020 www.terasic.com 7 **[Figure 2-3](#page-7-0)** is the block diagram of the board. All the connections are established through



the Cyclone V FPGA device to provide maximum flexibility for users. Users can configure the FPGA to implement any system design.



#### <span id="page-7-0"></span>**Figure 2-3 Block diagram of Starter Platform for OpenVINO™ Toolkit board**

Detailed information about **Figure 2-3** are listed below.

#### **FPGA Device**

- Cyclone V 5CGTFD9D5F27C7N device
	- 301K programmable logic elements
	- $\blacksquare$  13,917 Kbit/s embedded memory
	- **8** fractional PLLs
	- 2 hard memory controllers
	- $\blacksquare$  Nine 3.125G Transceivers

#### **Configuration and Debug**

- Quad Serial Configuration device EPCQ256
- Onboard USB-Blaster II (Mini-B USB connector)

#### ■ **Memory Device**

- $\bullet$  64MB (32Mx16) SDRAM
- $\bullet$  1GB (2x256Mx16) DDR3 SDRAM

#### **Communication**

- UART to USB (USB Mini-B connector)
- $\bullet$  PCIe Gen2x4



#### **Connectors**

- Two 40 Pin GPIO header, features of each GPIO connector
	- 36 General GPIO Pins
	- Support to configureas 8 LVDS TX and LVDS RX
	- **Now** With diode protection
	- Configurable I/O standards (voltage levels: 3.3/2.5/1.8/1.5V)
- One Arduino Uno Revision 3 header
	- **Analog ADC** 
		- **Interface: SPI**
		- Fast through put rate: 500Ksps
		- Channel number: 8
		- Resolution: 12-bit
		- Analog input range:  $0 \sim 4.096$  V
	- Digital IO
		- **Now With diode protection**
- SMA IN/OUT 3.3V Single-end input and output

#### **Switches/ Buttons/ Indicators**

- 5 user Keys (4 general keys, 1 CPU\_RESET\_n)
- $\bullet$  4 user switches
- $4 LEDG$
- Two 7-segment displays
- **Power** 
	- 12V DC Input
	- PCIe 12V Input

#### ■ Cooling System

• 12V Fan with 5000 Rotational Speed

<span id="page-9-0"></span>

# **Chapter 3** *Using the Starter Platform for OpenVINO™ Toolkit*

This chapter provides instructions to how to use the board and describes the peripherals.

## <span id="page-9-1"></span>**3.1 Configuring the Cyclone V FPGA**

There are two types of programming method supported by Starter Platform for OpenVINO™ Toolkit:

- 1. JTAG programming: It is named after the IEEE standards Joint Test Action Group. The configuration bitstream is downloaded directly into the Cyclone V FPGA. The FPGA will retain its current status as long as power is applied to the board; the configuration information will be lost when the power is off.
- 2. AS programming: The other programming method is Active Serial configuration. The configuration bitstream is downloaded into the Intel FPGA EPCQ256 device, which provides non-volatile storage for the bit stream. The information is retained within EPCO256 even if the Starter Platform for OpenVINO™ Toolkit board is turned off. When the board is powered on, the configuration data in the EPCQ256 device is automatically loaded into the Cyclone V FPGA.

### ■ **JTAG** Chain on the Starter Platform for OpenVINO<sup>™</sup> Toolkit **Board**

The FPGA device can be configured through JTAG interface on the Starter Platform for OpenVINO™ Toolkit board, but the JTAG chain must form a closed loop, which allows a Quartus Prime programmer to detect the FPGA device.

**[Figure 3-1](#page-10-0)** illustrates the JTAG chain on the Starter Platform for OpenVINO™ Toolkit board.





**Figure 3-1 Path of the JTAG chain** 

#### <span id="page-10-0"></span>**Configure the FPGA in JTAG Mode**

There is one FPGA device on the JTAG chain. The following shows how the FPGA is programmed in JTAG mode step by step.

1. Open the Quartus Prime programmer under Quartus Prime Tools and click "Auto Detect", as circled in **[Figure 3-2](#page-10-1)**.



#### **Figure 3-2 Detect FPGA device in JTAG mode**

<span id="page-10-1"></span>2. Select detected device associated with the board, as circled in **[Figure 3-3](#page-11-0)**.





**Figure 3-3 Select 5CGTFD9D5** 

<span id="page-11-0"></span>IF the FPGA is Cyclone V **GX** device on your TSP board, please select **5CGXFC9D6** as shown in **[Figure 3-4](#page-11-1)**.



#### <span id="page-11-1"></span>**Figure 3-4 Select 5CGXC9D6**



3. The FPGA is detected, as shown in **[Figure 3-5](#page-12-0)**. For FPGA GX device of the TSP board, it should be shown in **[Figure 3-6](#page-13-0)**.



<span id="page-12-0"></span>**Figure 3-5 FPGA detected in Quartus programmer** 





#### **Figure 3-6 FPGA detected in Quartus programmer for GX device**

<span id="page-13-0"></span>4. Right click on the FPGA device and select Change File to open the .sof file to be programmed, as highlighted in **[Figure 3-7](#page-14-0)**. Note that, FPGA for the GX device version of the TSP board can also use the FPGA code of the GT device to configure FPGA.





#### **Figure 3-7 Open the .sof file to be programmed into the FPGA device**

<span id="page-14-0"></span>5. Select the .sof file to be programmed, as shown in **[Figure 3-8](#page-14-1)**.



#### **Figure 3-8 Select the .sof file to be programmed into the FPGA device**

<span id="page-14-1"></span>6. Click "Program/Configure" check box and then click "Start" button to download the .sof file into the FPGA device, as shown in **[Figure 3-9](#page-15-0)**.

TSP User Manual April 30, 2020





#### **Figure 3-9 Program .sof file into the FPGA device**

#### <span id="page-15-0"></span>**Configure the FPGA in AS Mode**

- The Starter Platform for OpenVINO™ Toolkit board uses the EPCQ256 device to store configuration data for the Cyclone V FPGA. This configuration data is automatically loaded from the quad serial configuration device chip into the FPGA when the board is powered up
- Users need to use Serial Flash Loader (SFL) to program the EPCQ256 device via JTAG interface.
- The FPGA-based SFL is a soft intellectual property (IP) core within the FPGA that bridges the JTAG and Flash interfaces. The SFL Megafunction is available in the Quartus Prime. **[Figure 3-10](#page-16-1)** shows the programming method when adopting SFL solution.
- Please refer to [Chapter 6 Program the EPCQ](#page-63-0) for the basic programming instructions on the serial configuration device.





<span id="page-16-1"></span> **Figure 3-10 Programming a quad serial configuration device with SFL solution** 

## <span id="page-16-0"></span>**3.2 Board Status Elements**

In addition to the 4 LEDs that the FPGA device can control, there are 4 indicators which can indicate the board status, as shown in **[Figure 3-11](#page-16-2)**, please refer to the details in **[Table](#page-16-3)  [3-1](#page-16-3)**.



<span id="page-16-2"></span>**Figure 3-11 LED Indicators on the Starter Platform for OpenVINO™ Toolkit**

<span id="page-16-3"></span>





## <span id="page-17-0"></span>**3.3 Clock Circuitry**

**[Figure 3-12](#page-17-2)** shows the default frequency of all external clocks to the Cyclone V FPGA. The 50MHz is generated by a crystal oscillator. The 50MHz clock signals connected to the FPGA are used as clock sources for user logic. The board also includes two SMA connectors which can be used to connect an external clock source to the board or to drive a clock signal in/out through the SMA connector. All these clock inputs are connected to the phase locked loops (PLL) clock input pins of the FPGA to allow users to use these clocks as a source clock for the PLL circuit.

The associated pin assignment for clock inputs to FPGA I/O pins is listed in **[Table 3-2](#page-17-3)**.



#### <span id="page-17-2"></span>**Figure 3-12 Block diagram of the clock distribution on Starter Platform for OpenVINO™ Toolkit**

<span id="page-17-3"></span>



## <span id="page-17-1"></span>**3.4 Peripherals Connected to the FPGA**

This section describes the interfaces connected to the FPGA. Users can control or monitor different interfaces with user logic from the FPGA.



## <span id="page-18-0"></span>**3.4.1 User Push-buttons, Switches and LEDs**

The board has four push-buttons connected to the FPGA, as shown in **[Figure 3-13](#page-18-1)**. Schmitt trigger circuit is implemented and acts as a switch debounce in **[Figure 3-14](#page-18-2)** for the push-buttons connector. The four push-buttons are named KEY0, KEY1, KEY2, and KEY3; they are coming out of the Schmitt trigger device and are connected directly to the Cyclone V FPGA. The push-button generates a high logic level when it is not pressed and provides a low logic level when pressed. Since the push-buttons are debounced, they can be used as reset inputs in a circuit.



<span id="page-18-1"></span>**Figure 3-13 Connections between the push-buttons and the Cyclone V FPGA** 



**Figure 3-14 Switch debouncing** 

<span id="page-18-2"></span>There are four slide switches connected to the FPGA, as shown in **[Figure 3-15](#page-19-0)**. These switches are not debounced and are to be used as level-sensitive data inputs to a circuit. Each switch is connected directly and individually to the FPGA. When the switch is set to the DOWN position (towards the edge of the board), it generates a low logic level to the FPGA. When the switch is set to the UP position, a high logic level is generated to the FPGA.



<span id="page-19-0"></span>.



**Figure 3-15 Connections between the slide switches and Cyclone V FPGA** 

There are also four user-controllable LEDs connected to the FPGA. Each LED is driven directly and individually by the Cyclone V FPGA; driving its associated pin to a high logic level or low level to turn the LED on or off, respectively. **[Figure 3-16](#page-19-1)** shows the connections between LEDs and Cyclone V FPGA. **[Table 3-3](#page-19-2)**, **[Table 3-4](#page-20-1)** and **[Table 3-5](#page-20-2)**  list the pin assignment of user push-buttons, switches, and LEDs.



<span id="page-19-1"></span>**Figure 3-16 Connections between the LEDs and the Cyclone V FPGA** 

<span id="page-19-2"></span>

	<b>Switch Name   FPGA Pin No.</b>	<b>Direction</b>	<b>Description</b>	<b>I/O Standard</b>
SW[0]	<b>PIN G20</b>	Input	Slide Switch [0]	$3.3$ -V LVTTL
SW[1]	<b>PIN F21</b>	Input	Slide Switch [1]	$3.3$ -V LVTTL
SW[2]	<b>PIN E21</b>	Input	Slide Switch [2]	$3.3$ -V LVTTL

**Table 3-3 Pin Assignment of Slide Switches** 





<span id="page-20-1"></span>



**Table 3-5 LED Pin Assignment of LEDs**

<span id="page-20-2"></span>

<b>LED</b> <b>Name</b>	<b>FPGA Pin No.</b>	<b>Direction</b>	<b>Description</b>	U <sup>0</sup> <b>Standard</b>
LED[0]	<b>PIN U20</b>	Output		$3.3-V$
				<b>LVTTL</b>
LED[1]	<b>PIN T19</b>	Output	Drive high logic 1 to I/O pin to	$3.3-V$
			turn the LED on.	<b>LVTTL</b>
LED[2]	<b>PIN Y24</b>	Output	Drive lowh logic $0$ to I/O pin to	$3.3-V$
			turn the LED off.	<b>LVTTL</b>
LED[3]	<b>PIN Y23</b>	Output		$3.3-V$

### <span id="page-20-0"></span>**3.4.2 7-Segment Displays**

Starter Platform for OpenVINO™ Toolkit has two 7-segment displays. **[Figure 3-17](#page-21-0)** shows the connection of seven segments (common anode) to pins on Cyclone V FPGA.The segment can be turned on or off by applying a low logic level or high logic level from the FPGA, respectively. Each segment in a display is indexed from 0 to 6, with the corresponding positions given in the **[Figure 3-17](#page-21-0)**. **[Table 3-6](#page-21-1)** shows the pin assignment of FPGA to the 7-segment displays.





#### <span id="page-21-0"></span>**Figure 3-17 Connections between the 7-segment displays and Cyclone V FPGA**

<span id="page-21-1"></span>

<b>FPGA</b> Pin <b>HEX Name</b>				$\mathbf{I}/\mathbf{O}$
	No.	<b>Direction</b>	<b>Description</b>	<b>Standard</b>
HEX0_DP	PIN_AA6	Output	Seven Segment Digit 0 DP	$3.3-V$
				<b>LVTTL</b>
HEX0[0]	PIN_T8	Output	Seven Segment Digit 0[0]	$3.3-V$
				<b>LVTTL</b>
<b>HEX0[1]</b>	<b>PIN_P26</b>	Output	Seven Segment Digit 0[1]	$3.3-V$
				<b>LVTTL</b>
HEX0[2]	PIN_V8	Output	Seven Segment Digit 0[2]	$3.3-V$
				<b>LVTTL</b>
HEX0[3]	PIN_U7	Output	Seven Segment Digit 0[3]	$3.3-V$
				<b>LVTTL</b>
HEX0[4]	<b>PIN_U25</b>	Output	Seven Segment Digit 0[4]	$3.3-V$
				<b>LVTTL</b>
HEX0[5]	PIN_W8	Output	Seven Segment Digit 0[5]	$3.3-V$
				<b>LVTTL</b>
<b>HEX0[6]</b>	<b>PIN_U26</b>	Output	Seven Segment Digit 0[6]	$3.3-V$
				<b>LVTTL</b>
HEX1_DP	<b>PIN_V25</b>	Output	Seven Segment Digit 1 DP	$3.3-V$
				<b>LVTTL</b>
HEX1[0]	PIN_T7	Output	Seven Segment Digit 1[0]	$3.3-V$
				<b>LVTTL</b>
HEX1[1]	<b>PIN_W20</b>	Output	Seven Segment Digit 1[1]	$3.3-V$
				<b>LVTTL</b>
		Output	Seven Segment Digit 1[2]	$3.3-V$
HEX1[2]	PIN_AB6			<b>LVTTL</b>
	PIN_AC22	Output	Seven Segment Digit 1[3]	$3.3-V$
HEX1[3]				<b>LVTTL</b>

**Table 3-6 Pin Assignment of 7-segment Displays**





## <span id="page-22-0"></span>**3.4.3 SDRAM Memory**

The Starter Platform for OpenVINO™ Toolkit features 64MB of SDRAM with a single 64MB (32Mx16) SDRAM chip. The chip consists of 16-bit data line, control line, and address line connected to the FPGA. This chip uses the 3.3V LVCMOS signaling standard. Connections between the FPGA and SDRAM are shown in **[Figure 3-18](#page-22-1)**, and the pin assignment is listed in

**[Table](#page-22-2)** 3-7.



**Figure 3-18 Connections between the FPGA and SDRAM** 



<span id="page-22-2"></span><span id="page-22-1"></span>





## <span id="page-23-0"></span>**3.4.4 DDR3 Memory**

Starter Platform for OpenVINO™ Toolkit supports 1GB of DDR3 SDRAM comprising of two x16 bit DDR3 devices. The signals are connected to the dedicated Hard Memory Controller for FPGA I/O banks and the target speed is 400MHz. **[Figure 3-19](#page-24-0)** shows the connections between the DDR3 and Cyclone V FPGA. **[Table 3-8](#page-24-1)** lists the pin assignment of the DDR3 and its description with I/O standard.





**Figure 3-19 Connections between FPGA and DDR3** 

<span id="page-24-1"></span><span id="page-24-0"></span>

<b>Signal Name</b>	<b>FPGA Pin No. Direction</b>		<b>Description</b>	<b>I/O Standard</b>
DDR3_ADDR[0]	PIN_AE6	Output	DDR3 Address[0]	SSTL-15 Class I
DDR3_ADDR[1]	PIN_AF6	Output	DDR3 Address[1]	SSTL-15 Class I
DDR3_ADDR[2]	PIN_AF7	Output	DDR3 Address[2]	SSTL-15 Class I
DDR3_ADDR[3]	PIN_AF8	Output	DDR3 Address[3]	SSTL-15 Class I
DDR3_ADDR[4]	<b>PIN_U10</b>	Output	DDR3 Address[4]	SSTL-15 Class I
DDR3_ADDR[5]	<b>PIN_U11</b>	Output	DDR3 Address[5]	SSTL-15 Class I
DDR3_ADDR[6]	PIN_AE9	Output	DDR3 Address[6]	SSTL-15 Class I
DDR3_ADDR[7]	PIN_AF9	Output	DDR3 Address[7]	SSTL-15 Class I
DDR3_ADDR[8]	PIN_AB12	Output	DDR3 Address[8]	SSTL-15 Class I
DDR3_ADDR[9]	PIN_AB11	Output	DDR3 Address[9]	SSTL-15 Class I
DDR3_ADDR[10]	PIN_AC9	Output	DDR3 Address[10]	SSTL-15 Class I
DDR3_ADDR[11]	PIN_AC8	Output	DDR3 Address[11]	SSTL-15 Class I
DDR3_ADDR[12]	$PIN\_AB10$	Output	DDR3 Address[12]	SSTL-15 Class I
DDR3_ADDR[13]	PIN_AC10	Output	DDR3 Address[13]	SSTL-15 Class I
DDR3_ADDR[14]	<b>PIN_W11</b>	Output	DDR3 Address[14]	SSTL-15 Class I
DDR3_BA[0]	<b>PIN_V10</b>	Output	DDR3 Bank Address[0]	SSTL-15 Class I
DDR3_BA[1]	PIN_AD8	Output	DDR3 Bank Address[1]	SSTL-15 Class I
DDR3_BA[2]	PIN_AE8	Output	DDR3 Bank Address[2]	SSTL-15 Class I
		Output		Differential 1.5-V SSTL
DDR3_CK_p	<b>PIN_N10</b>		DDR3 Clock p	Class I
DDR3_CK_n	<b>PIN_P10</b>	Output		Differential 1.5-V SSTL
			DDR3 Clock n	Class I
DDR3_CKE	PIN_AF14	Output	<b>DDR3</b> Clock Enable	SSTL-15 Class I
		Inout		Differential 1.5-V SSTL
DDR3_DQS_p[0]	<b>PIN_V13</b>		DDR3 Data Strobe p[0]	Class I

**Table 3-8 Pin Assignment of DDR3 Memory** 









## <span id="page-26-0"></span>**3.4.5 UART to USB**

The Starter Platform for OpenVINO™ Toolkit has one UART interface. The physical interface is implemented by UART-USB onboard bridge from a CP2102N chip to the host with a USB Mini-B connector. More information about the chip is available on the manufacturer's website, or in the directory \Datasheets\UART TO USB of Starter Platform for OpenVINO™ Toolkit system CD. **[Figure 3-20](#page-26-1)** shows the connections between the FPGA, CP2102N chip, and the USB Mini-B connector. **[Table 3-9](#page-27-1)** lists the pin assignment of UART interface connected to the FPGA.

<span id="page-26-1"></span>



<span id="page-27-1"></span>

<b>Signal Name</b>	<b>FPGA Pin No. Direction</b>		<b>Description</b>	<b>I/O Standard</b>
<b>UART TX</b>	$PN$ P21	Output	<b>UART</b> Transmitter	$3.3-V L V T T L$
<b>UART RX</b>	<b>PIN P22</b>	Input	<b>UART</b> Receiver	$3.3-V L V T T L$
<b>UART CTS</b>	<b>PIN W25</b>	Input	<b>UART</b> Clear to Send	$3.3-V L V T T L$
<b>UART RTS</b>	<b>PIN W26</b>	Output	<b>UART</b> Request to Send	$3.3$ -V LVTTL

**connector Table 3-9 Pin Assignment of UART Interface** 

#### <span id="page-27-0"></span>**3.4.6 Arduino Uno R3 Expansion Header**

The Starter Platform for OpenVINO™ Toolkit provides Arduino Uno revision 3 compatibility expansion header which comes with four independent headers. The expansion header has 17 user pins (16 GPIO pins and 1 Reset pin) connected directly to Cyclone V GT FPGA. 8-Pin Analog input connects to the ADC, and also provides DC +5V (VCC5), DC +3.3V (VCC3P3 and IOREF), and three GND pins. Please refer to **[Figure 3-21](#page-27-2)** for detailed pin-out information. The blue font represents the Arduino Uno R3 board pin-out definition.



<span id="page-27-2"></span> **Figure 3-21 All the pin-out signal name of the Arduino Uno connector** 

The 16 GPIO pins are provided to the Arduino Header for digital I/O. Among these 16 GPIO pins, two pins possess both analog and digital functionalities according to the Arduino Header settings. The MCU on the Arduino main board can select either the

TSP User Manual April 30, 2020



analog or digital function. Unfortunately, this selection can't be done with the FPGA and users would have to use the corresponding jumpers to make the selection. **[Table 3-10](#page-28-0)** lists all the pin assignments of the Arduino Uno connector (digital), signal names relative to Cyclone V GT FPGA.

<b>Signal Name</b>	<b>FPGA Pin No.</b>	<b>Direction</b>	<b>Description</b>	<b>I/O Standard</b>
ADC_SCK	<b>PIN_R26</b>	Output	Serial Data Clock	3.3-V LVTTL
ADC_SDO			Serial Data Out (ADC to	3.3-V LVTTL
	PIN_AB26	Input	FPGA)	
ADC_SDI	PIN_AA26	Output	Serial Data Input (FPGA	3.3-V LVTTL
			to ADC)	
ADC_CONVST	<b>PIN_T26</b>	Ouput	<b>Conversion Start</b>	3.3-V LVTTL
$ARD_IO[0]$	<b>PIN_Y26</b>	Inout	Arduino IO0	3.3-V LVTTL
$ARD$ <sub>[1]</sub>	<b>PIN_V23</b>	Inout	Arduino IO1	3.3-V LVTTL
$ARD_IO[2]$	<b>PIN_V24</b>	Inout	Arduino IO2	3.3-V LVTTL
$ARD_IO[3]$	<b>PIN_U24</b>	Inout	Arduino IO3	3.3-V LVTTL
$ARD_IO[4]$	<b>PIN_T24</b>	Inout	Arduino IO4	3.3-V LVTTL
$ARD_IO[5]$	<b>PIN_T23</b>	Inout	Arduino IO5	3.3-V LVTTL
$ARD$ <sub>[0[6]</sub>	<b>PIN_T22</b>	Inout	Arduino IO6	3.3-V LVTTL
$ARD_IO[7]$	<b>PIN_R24</b>	Inout	Arduino IO7	3.3-V LVTTL
$ARD_IO[8]$	<b>PIN_P20</b>	Inout	Arduino IO8	3.3-V LVTTL
ARD_IO[9]	<b>PIN_R23</b>	Inout	Arduino IO9	3.3-V LVTTL
ARD_IO[10]	<b>PIN_R25</b>	Inout	Arduino IO10	3.3-V LVTTL
ARD_IO[11]	<b>PIN_P23</b>	Inout	Arduino IO11	3.3-V LVTTL
$ARD_IO[12]$	PIN_AC25	Inout	Arduino IO12	3.3-V LVTTL
$ARD_IO[13]$	PIN_AD25	Inout	Arduino IO13	3.3-V LVTTL
$ARD_IO[14]$	PIN_AB25	Inout	Arduino IO14	3.3-V LVTTL
ARD_IO[15]	PIN_AA24	Inout	Arduino IO15	3.3-V LVTTL

<span id="page-28-0"></span>**Table 3-10 Pin Assignments for Arduino Uno Expansion Header connector**

Besides 16 pins for digital GPIO, there are also 8 analog inputs on the Arduino Uno R3 Expansion Header. Consequently, we use ADC LTC2308 from Linear Technology on the board for possible future analog-to-digital applications.

The LTC2308 is a low noise, 500ksps, 8-channel, 12-bit ADC with a SPI/MICROWIRE compatible serial interface. This ADC includes an internal reference and a fully differential sample-and-hold circuit to reduce common mode noise. The internal conversion clock allows the external serial output data clock (SCK) to operate at any frequency up to 40MHz.



The LTC2308 is controlled via a serial SPI bus interface, which is connected to pins on the Cyclone V GT FPGA. A schematic diagram of the ADC circuitry is shown in **[Figure](#page-29-0)  [3-22.](#page-29-0)** Detailed information for using the LTC2308 is available on its datasheet, which can be found on the manufacturer's website, or under the Datasheets\ADC folder of the Starter Platform for OpenVINO™ Toolkit System CD.



<span id="page-29-0"></span>**Figure 3-22 Connection and pin assignments of Arduino analog input (ADC)** 

When users wish to use Analog\_IN4(AD4) and Analog\_IN5(AD5), they would need to make their choices through corresponding jumpers. This is because following the Arduino Header definition, these two pins possess both analog/digital functionalities and can be controlled by the MCU on the Arduino main board. However, this can't be done with the FPGA. Therefore, users have to use the corresponding jumpers to make their selection.

<span id="page-29-1"></span>[Table 3-11](#page-29-1) lists the settings to select the Arduino interface as Digital I/O mode. **[Table](#page-30-0)  [3-12](#page-30-0)** lists the settings to select the Arduino interface as Analog I/O mode.





#### **Table 3-11 Select Arduino expansion header for Digital I/O Mode**

**Table 3-12 Select Analog input (Analog\_IN4/Analog\_IN5)** 

<span id="page-30-0"></span>

<b>Function</b>	<b>Jump Position</b>	<b>Jump Position</b>	<b>Board picture</b>
Use Arduino Analog_IN4 (AD4)	JP8.1-JP8.2	JP8 2	11111111 JP8 TO USB 2
Use Arduino Analog_IN5 (AD5)	JP10.1-JP10.2	כי <b>JP10</b>	ŋ ë <b>JP10</b> នី

Besides, there are no components pre-soldered on the Analog\_IN6 and Analog\_IN7. Therefore, if users wish to use these two inputs, they would need to solder components such as female headers before it can be connected to the object to be measured.



Note: We urge users to carefully install Arduino Shield after installing parts on Analog IN6(7) in order to avoid shift when inserting the shield board.

**[Table 3-13](#page-31-1)** lists the ADC SPI Interface pin assignments, signal names relative to the Cyclone V GT device.

<span id="page-31-1"></span>

<b>Signal Name</b>	<b>Description</b>	<b>I/O Standard</b>	<b>Cyclone V GT Pin Number</b>
ADC CONVST	Conversion Start	$1.2 - V$	<b>PIN T26</b>
ADC SCK	Serial Data Clock	$1.2 - V$	<b>PIN_R26</b>
$ADC\_SDI$	Serial Data Input (FPGA to ADC)	$1.2 - V$	PIN AA26
ADC SDO	Serial Data Out (ADC to FPGA)	$1.2 - V$	PIN AB26

**Table 3-13 ADC SPI Interface Pin Assignments and Signal Names** 

## <span id="page-31-0"></span>**3.4.7 2x20 GPIO Expansion Header**

The Starter Platform for OpenVINO™ Toolkit has two 40-pin expansion headers. Each header has 36 user pins connected directly to the Cyclone V FPGA. It also comes with DC +5V (VCC5), DC +3.3V (VCC3P3), and two GND pins. The maximum power consumption allowed for a daughter card connected to one GPIO port is shown in **[Table](#page-31-2)  [3-14](#page-31-2)**.

<span id="page-31-2"></span>

<b>Supplied Voltage</b>	<b>Max. Current Limit</b>			
3.3V				

**Table 3-14 Voltage and Max. Current Limit of Expansion Headers** 

Each GPIO header has eight TX and eight RX channels. The voltage level of the I/O pins on the expansion headers can be adjusted to 3.3V, 2.5V, 1.8V, or 1.5V by using JP1 (The default value is 3.3V). Because the expansion I/Os are connected to Bank 7A and 8A of the FPGA, and the VCCIO voltage of these banks (VCCIO7A and VCCIO8A) is controlled by the header JP1, users can use a jumper to select the input voltage of VCCIO7A and VCCIO8A to 3.3V, 2.5V, 1.8V, and 1.5V to control the voltage level of the I/O pins. [Table 3-15](#page-31-3) lists the jumper settings of the JP1. **[Figure 3-23](#page-32-0)** and **[Figure 3-24](#page-32-1)** show the jumper setting for shorting pin 5 and pin 6 and shorting pin 7 and pin 8 of JP1.

**Table 3-15 Voltage Level Setting of the Expansion Headers Using JP1** 

<span id="page-31-3"></span>

<b>JP1 Jumper Settings</b>	<b>Supplied Voltage to VCCIO7A</b> and <b>VCCIOSA</b>	<b>IO Voltage of GPIO Expansion</b> <b>Headers</b>	
Short pin 1 and pin 2	.5V	1.5V	







**Figure 3-23 Short pin5 and pin 6 of JP1** 

<span id="page-32-0"></span>

**Figure 3-24 Short pin 7 and pin 8 of JP1** 

<span id="page-32-1"></span>The GPIO I/O pins support 16-channel LVDS transmission standard. The maximum transmission rate of loopback test is up to 840 Mbps. The I/O valtage standard of LVDS transmission needs to be set at 2.5V.

Each pin on the expansion headers is connected to two diodes and a resistor that provides protection against high and low voltages. **[Figure 3-25](#page-33-0)** shows the protection circuitry for 36 data pins.**[Table 3-16](#page-34-0)** shows all the pin assignments of the GPIO expansion headers.







<span id="page-33-0"></span>**Figure 3-25 Connections between the GPIO connector and Cyclone V FPGA** 



<span id="page-34-0"></span>

<b>Signal Name</b>	<b>FPGA Pin</b> No.	<b>Direction</b>	<b>Description</b>	<b>I/O Standard</b>
$GPIO_0[0]$	$PIN_G15$	inout	GPIO 0 DATA0/LVDS RX0_p	Depend on JP1
$GPIO_0[1]$	PIN_C9	inout	GPIO 0 DATA1/LVDS TX0_p	Depend on JP1
$GPIO_0[2]$	$PIN_G14$	inout	GPIO 0 DATA2/LVDS RX0_n	Depend on JP1
$GPIO_0[3]$	PIN_B9	inout	GPIO 0 DATA3/LVDS TX0_n	Depend on JP1
$GPIO_0[4]$	$PIN_B24$	inout	GPIO 0 DATA4/LVDS RX1_p	Depend on JP1
$GPIO_0[5]$	$PIN_$ D10	inout	GPIO 0 DATA5/LVDS TX1_p	Depend on JP1
$GPIO_0[6]$	$PIN_ A24$	inout	GPIO 0 DATA6/LVDS RX1_n	Depend on JP1
$GPIO_0[7]$	$PIN_C10$	inout	GPIO 0 DATA7/LVDS TX1_n	Depend on JP1
$GPIO_0[8]$	<b>PIN_G16</b>	inout	<b>GPIO 0 DATA8</b>	Depend on JP1
GPIO_0[9]	<b>PIN_H13</b>	inout	<b>GPIO 0 DATA9</b>	Depend on JP1
GPIO_0[10]	$PIN_C14$	inout	GPIO 0 DATA10/LVDS RX2_p	Depend on JP1
GPIO_0[11]	$PIN_B15$	inout	GPIO 0 DATA11/LVDS TX2_p	Depend on JP1
GPIO_0[12]	$PIN_DI5$	inout	GPIO 0 DATA12/LVDS_RX2_n	Depend on JP1
GPIO_0[13]	$PIN_C15$	inout	GPIO 0 DATA13/LVDS_TX2_n	Depend on JP1
GPIO_0[14]	$PIN_D21$	inout	GPIO 0 DATA14/LVDS RX3_p	Depend on JP1
GPIO_0[15]	<b>PIN_A19</b>	inout	GPIO 0 DATA15/LVDS TX3_p	Depend on JP1
GPIO_0[16]	$PIN_$ D <sub>20</sub>	inout	GPIO 0 DATA16/LVDS_RX3_n	Depend on JP1
GPIO_0[17]	$PIN_$ A18	inout	GPIO 0 DATA17/LVDS TX3_n	Depend on JP1
GPIO_0[18]	<b>PIN_E20</b>	inout	GPIO 0 DATA18/LVDS RX4_p	Depend on JP1
GPIO_0[19]	<b>PIN_B22</b>	inout	GPIO 0 DATA19/LVDS TX4_p	Depend on JP1
GPIO_0[20]	<b>PIN_E19</b>	inout	GPIO 0 DATA20/LVDS_RX4_n	Depend on JP1
GPIO_0[21]	$PIN\_A21$	inout	GPIO 0 DATA21/LVDS_TX4_n	Depend on JP1
GPIO_0[22]	$PIN_E18$	inout	GPIO 0 DATA22/LVDS RX5_p	Depend on JP1
GPIO_0[23]	PIN_C23	inout	GPIO 0 DATA23/LVDS TX5_p	Depend on JP1
GPIO_0[24]	$PIN_F18$	inout	GPIO 0 DATA24/LVDS RX5 n	Depend on JP1
$GPIO_0[25]$	PIN_C22	inout	GPIO 0 DATA25/LVDS TX5_n	Depend on JP1
GPIO_0[26]	$PIN_H114$	inout	GPIO 0 DATA26	Depend on JP1
GPIO_0[27]	$PIN_G17$	inout	GPIO 0 DATA27	Depend on JP1
GPIO_0[28]	PIN_J12	inout	GPIO 0 DATA28/LVDS RX6 p	Depend on JP1
GPIO_0[29]	$PIN_C20$	inout	GPIO 0 DATA29/LVDS TX6_p	Depend on JP1
GPIO_0[30]	$PIN_J11$	inout	GPIO 0 DATA30/LVDS RX6_n	Depend on JP1
GPIO_0[31]	$PIN_B19$	inout	GPIO 0 DATA31/LVDS TX6_n	Depend on JP1

**Table 3-16 Pin Assignments for Expansion Headers**










# **Chapter 4** *System Builder*

This chapter describes how users can create a custom design project on the board by using the Starter Platform for OpenVINO™ Toolkit System Builder. Besides, users can also use the Quartus Golden top for the project building. Golden top project is located in folder: CD\Demonstration.

# **4.1 Introduction**

The Starter Platform for OpenVINO™ Toolkit System Builder is a Windows-based software utility, designed to assist users to create a Quartus Prime project for the board within minutes. The generated Quartus Prime project files include:

- Quartus Prime project file (.qpf)
- Quartus Prime setting file (.qsf)
- Top-level design file (.v or .vhd)
- Synopsis design constraints file (.sdc)
- Pin assignment document (.htm)

By providing the above files, the Starter Platform for OpenVINO™ Toolkit System Builder prevents occurrence of situations that are prone to errors when users manually edit the top-level design file or place pin assignments. The common mistakes that users encounter are shown below:

- Starter Platform for OpenVINO™ Toolkit board damage due to wrong pin/bank voltage assignments.
- Starter Platform for OpenVINO<sup>™</sup> Toolkit board malfunction caused by wrong device connections or missing pin counts for connected ends.
- Performance degradation due to improper pin assignments.

# **4.2 General Design Flow**

This section will introduce the general design flow to build a project for the development

TSP User Manual April 30, 2020

www.terasic.com 38



board via the Starter Platform for OpenVINO™ Toolkit System Builder. The general design flow is illustrated in **[Figure 4-1](#page-38-0)**.

Users should launch the Starter Platform for OpenVINO™ Toolkit System Builder and create a new project according to their design requirements. When users complete the settings, the Starter Platform for OpenVINO™ Toolkit System Builder will generate two major files, a top-level design file (.v or .vhd) and a Quartus Prime setting file (.qsf).

The top-level design file contains top-level Verilog or VHDL HDL wrapper for users to add their own design/logic. The Quartus Prime setting file contains information such as FPGA device type, top-level pin assignments, and the I/O standard for each user-defined I/O pin.

Finally, the Quartus Prime programmer must be used to download .sof file to the Starter Platform for OpenVINO™ Toolkit development board using a JTAG interface.



<span id="page-38-0"></span>**Figure 4-1 The general design flow of building a design** 



# **4.3 Using Starter Platform for OpenVINO™ Toolkit System Builder**

This section provides detailed procedures on how to use the Starter Platform for OpenVINO™ Toolkit System Builder.

#### **Install and launch Starter Platform for OpenVINO™ Toolkit System Builder**

The Starter Platform for OpenVINO™ Toolkit System Builder is located in the directory: "Tools\SystemBuilder" in the Starter Platform for OpenVINO™ Toolkit System CD. Users can copy the whole folder to a host computer without installing the utility. Launch the Starter Platform for OpenVINO™ Toolkit System Builder by executing the Starter Platform for OpenVINO™ Toolkit \_SystemBuilder.exe on the host computer and the GUI window will appear as shown in **[Figure 4-2](#page-39-0)**.



#### <span id="page-39-0"></span>**Figure 4-2 Starter Platform for OpenVINO™ ToolkitSystem Builder window**

#### **Input Project Name**

Input project name as shown in **[Figure 4-3](#page-40-0)**, type in an appropriate name in the green circled area, it will automatically be assigned as the name of your top-level design entity.





**Figure 4-3 Board Type and Project Name** 

#### <span id="page-40-0"></span>**System Configuration**

Under the System Configuration users are given the flexibility of enabling their choice of components included on the board as shown in **[Figure 4-4](#page-41-0)**, each component of the board is listed where users can enable or disable a component according to their design by simply marking a check or removing the check in the field provided. If the component is enabled, the Starter Platform for OpenVINO™ Toolkit System Builder will automatically generate the associated pin assignments including the pin name, pin location, pin direction, and I/O standard.





**Figure 4-4 System Configuration Group** 

#### <span id="page-41-0"></span>**GPIO Expansion**

Users can connect Terasic GPIO daughter cards onto the GPIO connector located on the development board. As shown in **[Figure 4-5](#page-41-1)**, the Starter Platform for OpenVINO™ Toolkit System Builder will generate a project that includes related module. It will automatically generate the associated pin assignment including pin name, pin location, pin direction, and I/O standard.



<span id="page-41-1"></span>**Figure 4-5 GPIO Expansion** 



The "Prefix Name" is an optional feature that denotes the pin name of the daughter card assigned in your design. Users may leave this field empty.

#### **Project Setting Management**

The Starter Platform for OpenVINO™ Toolkit System Builder also provides functions to restore the default setting, loading a setting, and saving users' board configuration file shown in **[Figure 4-6](#page-42-0)**, Users can save the current board configuration information into a .cfg file and load it to the Starter Platform for OpenVINO™ Toolkit System Builder.



#### **Figure 4-6 Project Management**

#### <span id="page-42-0"></span>**Project Generation**

When users press the Generate button, the Starter Platform for OpenVINO™ Toolkit System Builder will generate the corresponding Quartus Prime files and documents as listed in **[Table 4-1](#page-42-1)**.

#### <span id="page-42-1"></span>**Table 4-1 The file generated by Starter Platform for OpenVINO™ Toolkit System Builder**



<span id="page-43-0"></span>



Users can use Quartus Prime software to add custom logic into the project and compile the project to generate the SRAM Object File (.sof).

# **Chapter 5** *Examples of Advanced Demonstrations*

This chapter introduces several advanced demos designed by using RTL or Qsys. These examples provide demonstrations of the major features which are connected to the FPGA interface on the board, such as audio, SDRAM and IR Receiver. All these associated files can be found in the Demonstrations folder on the Starter Platform for OpenVINO™ Toolkit System CD.

#### ■ **Demonstration Installation**

How to run the Demonstaions with the computer:

Copy the Demonstration folder to the selected local directory, make sure that the path to the local directory does not contain the whitespace, otherwise the Nios II will run with error.

Note that you must install the v17.1 or later Quartus Prime (including Cyclone V device) to run the Starter Platform for OpenVINO™ Toolkit design example.

# **5.1 Starter Platform for OpenVINO™ Toolkit Factory Default Configuration**

The Starter Platform for OpenVINO™ Toolkit is shipped from the factory with a default configuration bit-stream that demonstrates some of the basic features of the board, such as scrolling LED Marquee, HEX goes from 0 to F. The setup required for this demonstration, and the locations of its files are explained below.

#### **Demonstration Setup and Instructions**

Project directory: Default.

TSP User Manual April 30, 2020



- Demo Batch File: Default\demo\_batch\_jic\test.bat.
- **•** FPGA Configure File: Default.sof or Default.jic.
- Connect the USB cable provided to the USB Blaster II port on the Starter Platform for OpenVINO™ Toolkit. Ensure that power is applied to the Starter Platform for OpenVINO™ Toolkit. If necessary(EPCQ is erased), please program the default code into EPCQ via the JTAG connection for the factory default configuration.
- $\bullet$  Now, the 7-segment displays are enabled to display from 0 to F, and the LED is flashing.
- The project also provides the demo\_batch folder for running easily. By running the test.bat, it is not only able to download the .sof into FPGA by command, but also to enable it to convert .sof to .jic file, which can be used to program the EPCQ device.
- The result of running the demo is as shown in **[Figure 5-1](#page-44-0)**.
- If users want to reprogram the EPCQ device, the easiest method is to copy the. sof to demo\_batch\_jic folder, and change the name as Default. Or open the .bat file by **Text Editor**, modify the name to the new .sof file, execute the test.bat. First select "2" to convert .sof file to .jic file, then select the option "3" to program the .jic into EPCQ device.



#### <span id="page-44-0"></span>**Figure 5-1 The command line in the .batfile for FPGA and EPCQ Programming**

 It will take 3-4 mins for the .jic file downloading, once the programming operation is finished, reset the board by turning the power switch off and back on; this action causes the new configuration data in the EPCQ256 device to be loaded into the FPGA chip.

### **5.2 Nios II SDRAM Test**

TSP User Manual April 30, 2020 www.terasic.com 45 Many applications use a high-performance RAM, such as a SDRAM, to provide



temporary storage. In this demonstration the hardware and software designs are provided to illustrate how to perform SDRAM memory access in QSYS. We describe how the Intel FPGA SDRAM Controller IP is used to access the SDRAM, and how the Nios II processor is used to read and write the SDRAM for hardware verification. The SDRAM controller handles the complex aspects of using SDRAM by initializing the memory devices, managing SDRAM banks, and keeping the devices refreshed at appropriate intervals.

#### **System Block Diagram**

**[Figure 5-2](#page-45-0)** shows the system block diagram of this demonstration. The system requires a 50MHz clock provided from the board. The SDRAM Controller is configured as a 64MB controller working at 100MHz frequency. Although the SDRAM hardware also works at 100MHz, it requires a delay to ensure the timing is correct, and the Nios II program is running in the on-chip memory.



**Figure 5-2 Nios II SDRAM Test System Block** 

<span id="page-45-0"></span>The system flow is controlled by a Nios II program. First, the Nios II program writes test patterns into the whole 64MB of SDRAM. Then, it calls Nios II system function, alt dcache flush all, to make sure all data has been written to the SDRAM. Finally, it reads data from the SDRAM for data verification. The program will show progress in the JTAG-Terminal when writing/reading data to/from the SDRAM. When the verification process is completed, the result is displayed in the JTAG-Terminal.

#### **Design Tools**

TSP User Manual April 30, 2020



- Quartus Prime v17.1
- $\bullet$  Nios II Eclipse v17.1

#### **Demonstration Source Code**

- Quartus Project directory: SDRAM\_Nios\_Test
- Nios II Eclipse directory: SDRAM\_Nios\_Test\Software

#### **Nios II Project Compilation**

 Before you attempt to compile the reference design under Nios II Eclipse, make sure the project is cleaned first by clicking 'Clean' from the 'Project' menu of Nios II Eclipse.

#### ■ **Demonstration Batch File**

Demo Batch File Folder: SDRAM\_Nios\_Test \demo\_batch. The demo batch file includes following files:

- USB-Blaster II Batch File: test.bat、test.sh
- FPGA Configuration File: SDRAM\_Nios\_Test.sof
- Nios II Program: SDRAM\_Nios\_Test.elf

#### **Demonstration Setup**

- Make sure the Quartus Prime v17.1, Nios II v17.1 and USB-Blaster II driver are installed on your PC.
- Use USB cable to connect PC and the Starter Platform for OpenVINO™ Toolkit(J5), power on the board.
- Execute the demo batch file "test.bat" under the batch file folder: SDRAM\_Nios\_Test\demo\_batch for project running.
- After Nios II program is downloaded and executed successfully, a prompt message will be displayed in nios2-terminal.
- Press KEY0 or KEY1 of the Starter Platform for OpenVINO™ Toolkit to start the SDRAM verify process. Press KEY0 for test continued.
- The program will display progressing and result information, as shown in **[Figure 5-3.](#page-47-0)**





**Figure 5-3 Display Progress and Result Information for the Nios II SDRAM Demo** 

# <span id="page-47-0"></span>**5.3 Verilog SDRAM Test**

Starter Platform for OpenVINO™ Toolkit System CD provides another RTL based example designed for SDRAM test. The memory size of the SDRAM bank is still 64MB.

#### **Function Block Diagram**

**[Figure 5-4](#page-47-1)** shows the function block diagram of this demonstration. The SDRAM controller uses 50MHz as a reference clock, generates one 100MHz as memory clock.



<span id="page-47-1"></span>



RW\_test modules read and write the entire memory space of the SDRAM through the Avalon interface of the controller. In this project, the Avalon bus read/write test module will first write the entire memory and then compare the read back data with the regenerated data (the same sequence as the write data). KEY0 will trigger test control signals for the SDRAM, and the LEDs will indicate the test results according to **[Table](#page-49-0)** 5-1**.**

#### **Design Tools**

Quartus Prime 17.1

#### ■ **Demostration Source Code**

- Project directory: SDRAM\_RTL\_Test
- Bit stream used: SDRAM\_RTL\_Test.sof

#### ■ **Demonstration Batch File**

Demo Batch File Folder: SDRAM\_RTL\_Test\demo\_batch The demo batch file includes following files:

- Batch File: test.bat.
- FPGA Configure File: OSDRAM\_RTL\_Test.sof

#### ■ **Demonstration Setup**

- Make sure the Quartus Prime 17.1 and USB-Blaster II driver are installed on your PC.
- Connect the USB cable to the Starter Platform for OpenVINO<sup>™</sup> Toolkit USB Blaster connector (J5) and the host PC.
- Power on the Starter Platform for OpenVINO™ Toolkit.
- Execute the demo batch file "Test.bat" under the batch file folder: SDRAM\_RTL\_Test\demo\_batch.
- Press KEY0 on the Starter Platform for OpenVINO<sup>™</sup> Toolkit to start the verification process. When KEY0 is pressed, the LEDs (LEDG [2:0]) should turn on. At the instant of releasing KEY0, LEDG1 & LEDG2 should start blinking.
- After approximately 8 secords, LED1 should stop blinking and stay on to indicate that the SDRAM test PASS,
- **[Table](#page-49-0)** 5-1 lists the LED indicators.
- If LEDG2 is not blinking, it means 50MHz clock source is not working.
- If LEDG1 fails to remain on after 8 seconds, the corresponding SDRAM test has failed.



<span id="page-49-0"></span>Press KEY0 again to regenerate the test control signals for a new test.

<b>Name</b>	<b>Description</b>
LEDG <sub>0</sub>	Reset
LEDG1	If light after KEY0 releasing, SDRAM test pass
	It blinks indicating 50MHz clock source work
LEDG <sub>2</sub>	well

**Table 5-1 LED Indicators** 

# **5.4 DDR3 SDRAM Test**

This demonstration presents a memory test function on the bank of DDR3 SDRAM on the Starter Platform for OpenVINO™ Toolkit. The memory size of the DDR3 SDRAM bank is 1GB. Cyclone V device supports both hard memory controller and software memory controller. In this demo, the hard memory controller is used.

#### **Function Block Diagram**

**[Figure 5-5](#page-49-1)** shows the function block diagram of this demonstration. The DDR3 controller uses 50MHz as a reference clock, generates one 400MHz clock as memory clock, and generates one full-rate system clock 200MHz for the controller itself, so the data rate for DDR3 is 800Mbps.



<span id="page-49-1"></span> **Figure 5-5 Block Diagram of DDR3 Demostration**

RW\_test modules read and write the entire memory space of the DDR3 through the Avalon interface of the controller. In this project, the Avalon bus read/write test module will first write the entire memory and then compare the read back data with the regenerated data (the same sequence as the write data). KEY0 will trigger test control signals for the DDR3, and the LEDGs will indicate the test results according to **[Table](#page-50-0)  [5-2](#page-50-0)**.

<span id="page-50-0"></span>

#### **Table 5-2 LED indicator**



#### **DDR3 SDRAM Controller with UniPHY**

To use DDR3 controller, users need to perform the three major steps:

- Create correct pin assignments for the DDR3.
- Perform "Analysis and Synthesis" by selecting from the Quartus Prime menu Processing $\rightarrow$ Start $\rightarrow$ Start Analysis & Synthesis.
- Run the TCL files generated by DDR3 IP by selecting from the Quartus Prime menu Tools $\rightarrow$ TCL Scripts.
- **Design Tools** 
	- Quartus Prime v17.1

#### ■ **Demonstration Source Code**

- Project directory: DDR3\_RTL\_Test
- Bitstream File: DDR3\_RTL\_Test.sof

■ **Demonstration Batch File** 

Demo Batch File Folder: DDR3\_RTL\_Test \demo\_batch The demo batch file includes following files:

- Batch File: test.bat
- FPGA Configure File: DDR3\_RTL\_Test.sof

#### **Demonstration Setup**

- Make sure the Quartus Prime v17.1 & USB-Blaster II driver are installed on your PC.
- Connect the USB cable to the USB Blaster II connector (J5) on the Starter Platform for OpenVINO™ Toolkit and host PC.
- Power on the Starter Platform for OpenVINO™ Toolkit.
- Execute the demo batch file "test.bat" under the batch file folder: DDR3\_RTL\_Test\demo\_batch.
- Press KEY0 on the Starter Platform for OpenVINO™ Toolkit to start the

TSP User Manual April 30, 2020



verification process. When KEY0 is pressed, the LEDs (LEDG [2:0]) should turn on. At the instant of releasing KEY0, LEDG1, LEDG2 should start blinking. After approximately 1 seconds, LEDG1 should stop blinking and stay on to indicate that the DDR3 has passed the test, respectively, **[Table 5-2](#page-50-0)** lists the LED indicators.

- If LEDG2 is not blinking, it means 50MHz clock source is not working.
- If LEDG1 does not light up after releasing KEY0, it indicates the DDR3 initializing failed.
- If LEDG1 still keeps flashing after 1 second, the corresponding DDR3 test has failed.
- Press KEY0 again to regenerate the test control signals for a new test.

# **5.5 DDR3 SDRAM Test by Nios II**

Many applications use a high-performance RAM, such as a DDR3 SDRAM Controller with UniPHY IP, to provide temporary storage. In this demonstration hardware and software designs are provided to illustrate how to perform DDR3 memory access in QSYS. We describe how the Altera's "DDR3 SDRAM Controller with UniPHY IP" is used to access the DDR3-SDRAM, and how the Nios II processor is used to read and write the SDRAM for hardware verification. The DDR3 SDRAM controller handles the complex aspects of using DDR3 SDRAM by initializing the memory devices, managing SDRAM banks, and keeping the devices refreshed at appropriate intervals. Cyclone V series deivce supports both hard memory IP and soft memory IP. In this demonstration, it uses the hard memory IP.

#### **System Block Diagram**

**[Figure 5-6](#page-52-0)** shows the system block diagram of this demonstration. The system requires a 50MHz clock provided from the board. The DDR3 controller is configured as a 1GB DDR3-400 controller with the DDR3 data rate of 800Mbps. DDR3 IP generates one 400MHz clock as DDR3's data clock and one half-rate system clock 200MHz for those host controllers. In the QSYS, Nios II and the On-Chip Memory are designed running with the 100MHz clock, and the Nios II program is running in the on-chip memory.





#### **Figure 5-6 Block diagram of the DDR3 Demonstration**

<span id="page-52-0"></span>The system flow is controlled by a Nios II program. First, the Nios II program writes test patterns into the whole 1GB of DDR3. Then, it reads data from the DDR3 for data verification. The program will show progress in JTAG-Terminal when writing/reading data to/from the DDR3. When the verification process is completed, the result is displayed in the JTAG-Terminal.

#### **DDR3 SDRAM Controller with UniPHY**

To use the DDR3 SDRAM controller, users need to perform the three major steps:

- Create correct pin assignments for the DDR3.
- Perform "Analysis and Synthesis" by selecting from the Quartus Prime menu: Processing $\rightarrow$ Start $\rightarrow$ Start Analysis & Synthesis.
- Run the TCL files generated by the DDR3 IP by selecting from the Quartus Prime menu:

Tools $\rightarrow$ TCL Scripts.

#### **Design Tools**

- Quartus Prime v17.1
- Nios II Eclipse v17.1

#### **Demonstration Source Code**

- Quartus Project directory: DDR3\_Nios\_Test
- Nios II Eclipse: DDR3\_Nios\_Test\software

#### **Nios II Project Compilation**

TSP User Manual April 30, 2020 www.terasic.com 53 Before you attempt to compile the reference design under Nios II Eclipse, make sure the project is cleaned first by clicking "Clean" from the "Project" menu of Nios II Eclipse.



#### **Demonstration Batch File**

Demo Batch File Folder: DDR3\_Nios\_Test\demo\_batch The demo batch file includes following files:

- Batch File for USB Blaster II: test.bat, test.sh
- FPGA Configure File: DDR3 Nios Test.sof
- Nios II Program: MEM\_TEST.elf

#### **Demonstration Setup**

- Make sure the Quartus Prime v17.1, Nios II and USB-Blaster II driver are all installed on your PC.
- Use USB cable to connect PC and the Starter Platform for OpenVINO™ Toolkit USB Blaster II connector (J5).
- Power on the Starter Platform for OpenVINO™ Toolkit.
- Execute the demo batch file "test.bat" under the batch file folder: DDR3\_Nios\_Test\demo\_batch.
- After Nios II program is downloaded and executed successfully, a prompt message will be displayed in nios2-terminal.
- Press KEY3~KEY0 of the Starter Platform for OpenVINO™ Toolkit to start DDR3 verify process.
- The program will display progressing and result information, as shown in

**Altera Nios II EDS 17.1 [gcc4]**  $\Box$  $\times$ Info (209061): Ended Programmer operation at Tue Mar 13 10:49:21 2018 Info (209001): Ended Programmer operation at lue Mar 15 10:49:21 201<br>Info: Quartus Prime Programmer was successful. O errors, O warnings<br>Info: Peak virtual memory: 383 megabytes<br>Info: Processing ended: Tue Mar 13 10:49:21 Resetting and pausing target processor: OK Initializing CPU cache (if present) **OK** Downloaded 72KB in 0.1s Verified OK Starting processor at address 0x41040244 nios2-terminal: connected to hardware target using JTAG UART on cable nios2-terminal: "C5P [USB-1]", device 1, instance 0 nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)  $\rm{Press}$  any KEY to start test [KEYO for continued test] => DDR3 Testing, Iteration: 1 write... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%<br>read/verify... 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% DDR3 test: Pass, 137 seconds =====> DDR3 Testing, Iteration: 2<br>write... 10% 20% 30% 40% 50% 60% 70%



**[Figure 5-7](#page-54-0)**.

#### <span id="page-54-0"></span>**Figure 5-7 Display Progress and Result Information for the DDR3 Demonstration**

## **5.6 UART Control**

Many applications need communication with computer through common ports, the traditional connector is RS232 which needs to connect to a RS232 cable. But today many personal computers don't have the RS232 connector which makes it very inconvenient to develop projects. The Starter Platform for OpenVINO™ Toolkit is designed to support UART communication through the USB cable. The UART to USB circuit is responsible for converting the data format. Developers can use a USB cable rather than a RS232 cable to enable the communication between the FPGA and the host computer. In this demonstration we will show you how to control the LEDs by sending a command on the computer putty terminal. The command is sent and received through a USB cable to the FPGA. Note that in FPGA, the information was received and sent through a UART IP.

#### **Block Diagram**

**[Figure 5-8](#page-54-1)** shows the hardware block diagram of this demonstration. The system requires a 50MHz clock provided from the board. The PLL generates a 100MHz clock for Nios II processor and the controller IP. The LEDs are controlled by the PIO IP. The UART controller sends and receives command data and the command is sent through the Putty terminal on the computer.



<span id="page-54-1"></span>**Figure 5-8 Block diagram of UART Control LED demonstration**



#### **Design Tools**

- Quartus Prime v17.1
- $\bullet$  Nios II Eclipse v17.1

#### ■ **Demonstration Source Code**

- Quartus Project Directory: UART\_USB\_LED
- Nios II software Directory: UART\_USB\_LED\software

#### ■ **Demonstration Batch File**

Demo Batch File Folder: UART\_USB\_LED \demo\_batch The demo batch file includes following files:

- Batch File: test.bat、test.sh
- **•** FPGA Configure File: UART\_USB\_LED.sof
- Nios II Program: UART\_USB\_LED.elf

#### ■ **Demonstration Setup**

- Connect a USB cable between your computer and the UART TO USB port (J6).
- Power on the Starter Platform for OpenVINO™ Toolkit.
- Open PC **Device Manager**, if you find an unrecognized USB Serial Port in Device Manager as shown in **[Figure 5-9](#page-55-0)**, you should install the UART to USB driver before you run the demonstration.

The driver is located in the Starter Platform for OpenVINO™ Toolkit System CD directory Tool\serial\_driver\, you can install the driver corresponds to your PC operating system.



#### <span id="page-55-0"></span> **Figure 5-9 Unrecognized USB Serial Port on PC**

Open the Device Manager to ensure which common port is assigned to the

TSP User Manual April 30, 2020



UART to USB port as shown in **[Figure 5-10](#page-56-0)**.



#### **Figure 5-10 Check the assigned Com Port Number On PC**

<span id="page-56-0"></span> Open the putty software, type in the parameter as shown in **[Figure 5-11](#page-56-1)**, and click **Open** button to open the terminal. (Here is a link for you to download the putty terminal [http://the.earth.li/~sgtatham/putty/latest/x86/putty.exe\)](http://the.earth.li/~sgtatham/putty/latest/x86/putty.exe)



<span id="page-56-1"></span> **Figure 5-11 Click serial** 



 Set the PuTTY Configuration, set COM port number as same as shown in Device Manager, baud rate "115200" , Flow Control select "None", as shown in **[Figure 5-12](#page-57-0)**.



<span id="page-57-0"></span> **Figure 5-12 Set Port Paramaters** 

 Click Session, turn back to original window, as shown in **[Figure 5-13.](#page-57-1)** Select the Serial, make sure the COM port number & baud rate set correctly, Click Open.



#### <span id="page-57-1"></span>**Figure 5-13 Click Open for terminal**



- Make sure the Quartus Prime and Nios II are installed on your PC.
- Connect USB Blaster II to the Starter Platform for OpenVINO<sup>TM</sup> Toolkit (J5) and install USB Blaster II driver if necessary.
- Execute the demo batch file "test.bat" under demo batch.
- The Nios II-terminal and putty terminal running result as shown in **[Figure](#page-58-0)  [5-14.](#page-58-0)**

Altera Nios II EDS 17.1 [gcc4]



**Figure 5-14 Running result of uart\_usb demo** 

<span id="page-58-0"></span> In the putty terminal, type character to change the LEDG state. (No need to press 'ENTER'). Type a digital number  $(0-3)$  to toggle the LEDG[3..0] state and type a/A or n/N to turn on/off all LEDG, the corresponding command will show in the NIOS II terminal.

Note:If the serial port is not configured correctly, the PuTTY will report "you send wrong command". Please refer to the serial port configuration steps above to reconfigure the Pu **TTY** 

# **5.7 ADC Reading**

This demonstration illustrates the steps which can be used to evaluate the performance of

TSP User Manual April 30, 2020

 $\leftrightarrow$ 

 $\Box$ 

 $\times$ 



the 8-channel 12-bit A/D Converter LTC2308. The analog signals are input into the analog input of the Arduino header as shown in **[Figure 5-15](#page-59-0)**, the Starter Platform for OpenVINO™ Toolkit can provide 3.3V, 5V, 12V power to the peripheral connecting to the header JP5. Connect the Trimmer Potentiometer input to the 5V power pin, and output pins to corresponding Analog\_In pins, the voltage value with 12 bits accuracy can be obtained by the Nios II controlling the ADC Controller, as shown in **[Figure 5-16](#page-59-1)**.



**Figure 5-15 ADC I/O** 

<span id="page-59-0"></span>

#### <span id="page-59-1"></span>**Figure 5-16 Power supply from Starter Platform for OpenVINO™ Toolkit**

[Figure 5-17](#page-60-0) shows the block diagram of this demonstration. The analog input (Analog\_in0 ~ Analog\_in7) of the Arduino header is the input source of ADC converter. The default full-scale of ADC is 0~4V while supplying reference voltage range from -2.0V~2.0V on the Arduino header.

Note: Analog\_in4 and Analog\_in5 is a multiplexer with other IO, Figure 3-20 shows the ADC Pin distribution of the Arduino header. Please select 1-2 of JP8 and JP10 to switch to ADC input.





**Figure 5-17 ADC System Block Diagram** 

<span id="page-60-0"></span>FPGA will read the associated register in the converter via serial interface and translates it to voltage value displayed on the NIOS II console. The LTC2308 is a low noise, 500ksps, 8-channel, 12-bit ADC with an SPI/MICROWIRE compatible serial interface. The internal conversion clock allows the external serial output data clock (SCK) to operate at any frequency up to 40MHz. In this demonstration, we realized the SPI protocol in Verilog, and packet it into Avalon MM slave IP so that it can be connected to Qsys. **[Figure 5-18](#page-60-1)** is SPI timing specification of LTC2308.



**Figure 5-18 LTC2308 Timing with a Short CONVST Pulse** 

<span id="page-60-1"></span>Note: the user should pay great attenction to the impedance matching between the input source and the ADC circuit. If the drive circuit has low impedance, the ADC input will be directly driven. Otherwise, high impedance power takes more time on signal collection.

To increase acquisition time tACQ, user can change the tHCONVST macro value in

TSP User Manual April 30, 2020



adc\_ltc2308.v. When SCK is set to 40MHz, it means 25ns per unit. tHCONVST default set to 320 for100MHz sample rate. Thus, adding more tHCONVST time (by increasing tHCONVST macro value) will lower the sample rate of the ADC Converter



**[Figure 5-19](#page-61-0)** shows the example MUX configurations of ADC. In this demonstration, it is configured as 8 signal-end channels in the verilog code. The default reference voltage is 4.096V by floating Analog\_Vref pin on the Arduino header.

The formula of the sample voltage is:

Sample Voltage = ADC Data / full scale Data \* Reference Voltage. In this demonstration, full scale is  $2^{\text{A}}12 = 4096$ . Reference Voltage is 4.096V. Thus ADC Value = ADC data/4096\*4.096 = ADC data /1000



#### **Figure 5-19 Example MUX Configurations**

#### <span id="page-61-0"></span>**System Requirements**

The following items are required for the ADC Reading demonstration:

- Starter Platform for OpenVINO™ Toolkit x1
- Trimmer Potentiometer x1
- Wire x3



#### ■ **Demonstration File Locations**

- Hardware Project directory: ADC
- Bit stream used: ADC.sof
- Software Project directory: ADC software
- Demo batch file: ADC\demo\_batch\ test.bat

#### ■ **Demonstration Setup and Instructions**

- As shown in **[Figure 5-20](#page-62-0)**, connect the Trimmer Potentionmeter to corresponding ADC channels on the Arduino IO header. Please make sure working on the ADC channels (AD4 or AD5) by referring to [Table 3-12.](#page-30-0) Conenct the Trimmer Potentionmeter input to JP5 5V(Pin5) & GND(Pin6 or Pin7), and connecct the output to channel 0 (JP7 Pin1).
- Execute the demo batch file test.bat to load bit stream and software execution file in the FPGA.
- The Nios II console will display the voltage of the specified channel voltage result information.
- Provide any input voltage to other ADC channels and set SW[2:0] to the corresponding channel if user wants to measure other channels.



<span id="page-62-0"></span>**Figure 5-20 ADC Reading Demo hardware setup** 



# **Chapter 6**

*Programming the EPCQ*

This chapter describes how to program the quad serial configuration (EPCQ) device with Serial Flash Loader (SFL) function via the JTAG interface. Users can program EPCQ devices with a JTAG indirect configuration (.jic) file, which is converted from a user-specified SRAM object file (.sof) in Quartus. The .sof file is generated after the project compilation is successful. The steps of converting .sof to .jic in Quartus are listed below.

Users can also use batch file for the EPCQ programming, please refer to [Section 5.1](#page-43-0)  Starter Platform for OpenVINO™ [Toolkit Factory Default Configuration](#page-43-0) for the details.

### **6.1 Convert .sof File to .jic File**

1. Choose **Convert Programming Files** from the File menu of Quartus Prime, as shown in **[Figure 6-1](#page-63-0)**.



<span id="page-63-0"></span>**Figure 6-1 Quartus Prime File Menu** 



- 2. Select **JTAG Indirect Configuration File (.jic)** from the **Programming file type** field in the dialog of Convert Programming Files.
- 3. Choose **EPCQ256** from the **Configuration device.**
- 4. Choose **Active Serial x4** from the **Mode** filed.
- 5. Browse to the target directory from the **File name** field and specify the name of output file.
- 6. Click on the **SOF data** in the section of **Input files to convert**, as shown in **[Figure](#page-64-0)  [6-2.](#page-64-0)**



**Figure 6-2 Dialog of "Convert Programming File"**

- <span id="page-64-0"></span>7. Click **Add File.**
- 8. Select the .sof to be converted to a .jic file from the Open File dialog.
- 9. Click **Open.**
- 10. Click on the **Flash Loader** and click **Add Device**, as shown in **[Figure 6-3.](#page-65-0)**
- 11. Click **OK** and the **Select Devices** page will appear.





**Figure 6-3 Click on the "Flash Loader"**

- <span id="page-65-0"></span>12. As shown in **[Figure 6-4](#page-66-0),** choose the same FPGA device to with the SOF Data. Note that, for **GX** device FPGA, please refer to **[Figure 6-5.](#page-66-1)**
- 13. Click OK and the Convert Programming Files will appear, as shown in **[Figure 6-6](#page-67-0)**.
- 14. Click Generate, the .jic file will be generated in the seleted directory.





**Figure 6-4 Select Devices page** 

<span id="page-66-0"></span>

<span id="page-66-1"></span>**Figure 6-5 Select Devices page for GX devicxe** 





**Figure 6-6 Convert Programming Files page** 

# <span id="page-67-0"></span>**6.2 Write a .jic File to the EPCQ**

When the conversion of SOF-to-JIC file is complete, please follow the steps below to program the EPCQ device with the .jic file created in Quartus Prime Programmer.

- 1. In Quartus Prime Tools menu, choose **Programmer** from the Tools menu and the **Chain.cdf** window will appear.
- 2. Click **Auto Detect** and then select the correct device. The FPGA device should be detected, as shown in **[Figure 6-7](#page-68-0)**.
- 3. Double click the red rectangle region, as shown in **[Figure 6-7](#page-68-0)** and the **Select New Programming File page** will appear. Select the .jic file to be programmed.
- 4. Program the EPCQ device by clicking the corresponding **Program/Configure** box. A factory default SFL image will be loaded, as shown in **[Figure 6-8](#page-68-1)**.
- 5. Click **Start** to program the EPCQ device.







<span id="page-68-0"></span>

<span id="page-68-1"></span>**Figure 6-8 Quartus Prime Programmer window with .jic file** 



# **6.3 Erase the EPCQ device**

The steps to erase the existing file in the EPCQ device are:

- 1. Choose **Programmer** from the **Tools** menu and the **Chain.cdf** window will appear.
- 2. Click **Auto Detect**, and then select correct device, FPGA device will be detected, as shown in **[Figure 6-7](#page-68-0)**.
- 3. Double click the red rectangle region shown in **[Figure 6-7](#page-68-0),** the **Select New Programming File** page will appear. Select the correct .jic file.
- 4. Erase the EPCQ device by clicking the corresponding **Erase** box. A factory default SFL image will be loaded, as shown in **[Figure 6-9](#page-69-0)**.



**Figure 6-9 Erase the EPCQ device** 

<span id="page-69-0"></span>5. Click **Start** to erase the EPCQ device.

Note: in addition to using the above method to program or erase FLASH, users can also use .bat file to convert the. Jic file for programming or erase FLASH, and please refer to section 5.1 (Starter Platform for OpenVINO™ Toolkit Factory Default Configuration) for the specific steps.



# **Chapter 7** *PCIe Reference Design for Windows*

PCI Express is commonly used in consumer, server, and industrial applications, to link motherboard-mounted peripherals. From this demonstration, it will show how the PC and FPGA communicate with each other through the PCI Express interface. V-Series Avalon-MM DMA for PCI Express IP is used in this demonstration. For detail about this IP, please refer to Intel document: [V-Series Avalon-MM DMA Interface for PCIe](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_pcie_avmm_dma.pdf)  [Solutions User Guide](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_pcie_avmm_dma.pdf)

# **7.1 PCI Express System Infrastructure**

**[Figure 7-1](#page-70-0)** shows the infrastructure of the PCI Express System in this demonstration. It consists of two primary components: FPGA System and PC System. The FPGA System is developed based on V-Series Avalon-MM DMA for PCI Express. The application software on the PC side is developed by Terasic based on Altera's PCIe kernel mode driver.



#### <span id="page-70-0"></span>**Figure 7-1 PCI Express System Infrastructure**



# **7.2 PCI Express Software SDK**

The FPGA System CD contains a PC Windows based SDK to allow users to develop their 64-bits software application on Windows XP/7/10 64-bits. The SDK is located in the "CD ROM\Demonstration\PCIe\_SW\_KIT\Windows" folder which includes:

- PCI Express Driver
- PCI Express Library
- PCI Express Examples

The kernel mode driver assumes the PCIe vender ID (VID) is 0x1172 and the device ID (DID) is 0xE001. If different VID and DID are used in the design, users need to modify the PCIe vender ID (VID) and device ID (DID) in the driver INF file accordingly. The PCI Express Library is implemented as a single DLL called TERASIC\_PCIE\_AVMM.dll. This file is a 64-bits DLL. With the DLL exported to the software API, users can easily communicate with the FPGA. The library provides the following functions:

- Basic Data Read and Write
- $\bullet$  Data Read and Write by DMA

For high performance data transmission, DMA is required as the read and write operations are specified under the hardware design on the FPGA.

# **7.3 PCI Express Software Stack**

**[Figure 7-2](#page-72-0)** shows the software stack for the PCI Express application software on 64-bit Windows. The PCI Express driver incorporated in the DLL library is called TERASIC\_PCIE\_AVMM.dll. Users can develop their applications based on this DLL. The altera\_pcie\_win\_driver.sys kernel driver is provided by Intel.




## **Figure 7-2 PCI Express Software Stack**

# **Install PCI Express Driver on Windows**

The PCIe driver is located in the folder: CD ROM\Demonstration\PCIe\_SW\_KIT\Windows\PCIe\_Driver

The folder includes the following four files:

- altera\_pcie\_win\_driver.cat
- altera\_pcie\_win\_driver.inf
- altera\_pcie\_win\_driver.sys
- WdfCoinstaller01011.dll

To install the PCI Express driver, execute the steps below:

1. Make sure the PC is powered off, install the Starter Platform for OpenVINO™ Toolkit on the PCIe slot of the host PC, as show in **[Figure 7-3](#page-73-0)**.





**Figure 7-3 Install the FPGA board on the PC** 

- <span id="page-73-0"></span>2. Use USB cable to connect PC and the Starter Platform for OpenVINO™ Toolkit USB Blaster II connector (J5).
- 3. Make sure Intel Quartus Programmer tool and USB-Blaster II driver are installed.
- 4. Power on the host PC.
- 5. Execute the test.bat in "CD ROM\Demonstration\PCIe\_Fundamental\demo\_batch" to configure the FPGA.
- 6. Restart the host PC.
- 7. Click the Control Panel menu from the Windows Start menu. Click the Hardware and the Sound item before clicking the Device Manager to launch the Device Manager dialog. There will be a PCI Device item in the dialog, as shown in **[Figure 7-4](#page-74-0)**. Move the mouse cursor to the PCI Device item and right click it to select the **Update Driver Software...** item.





**Figure 7-4 Screenshot of launching Update Driver Software dialog** 

<span id="page-74-0"></span>8. In the **How do you want to search for driver software** dialog, click **Browse my computer for driver software** item, as shown in **[Figure 7-5](#page-74-1)**. Click "OK" and then "Exit" to close the installation program.





<span id="page-74-1"></span>TSP User Manual April 30, 2020



9. In the **Browse for driver software on your computer** dialog, click the **Browse**  button to specify the folder where altera\_pcie\_din\_driver.inf is located, as shown in **[Figure 7-6](#page-75-0)**. Click the **Next** button.



**Figure 7-6 Browse for driver software on your computer** 

<span id="page-75-0"></span>10. When the Windows Security dialog appears, as shown in **[Figure 7-7](#page-75-1)**, click the Install button.

<span id="page-75-1"></span>

**Figure 7-7 Click Install in the dialog of Windows Security**



11. When the driver is installed successfully, the successfully dialog will appear, as shown in **[Figure 7-8](#page-76-0)**. Click the Close button.



**Figure 7-8 Click Close when the installation of Altera PCI API Driver is complete**

<span id="page-76-0"></span>12. Once the driver is successfully installed, users can see the **Altera PCI API Driver** under the device manager window, as shown in **[Figure 7-9](#page-76-1)**.



**Figure 7-9 Altera PCI API Driver in Device Manager** 

<span id="page-76-1"></span>TSP User Manual April 30, 2020 ■ **Create a Software Application** 



All necessary files to create a PCIe software application are located in the *CD ROM\Demonstration\PCIe\_SW\_KIT\Windows\PCIe\_Library* which includes the following files:

- **TERASIC\_PCIE\_AVMM.h**
- **TERASIC\_PCIE\_AVMM.DLL (64-bit DLL)**

Below list the procedures to use the SDK files in users' C/C++ project:

- $\bullet$  Create a 64-bit C/C++ project.
- $\bullet$  Include TERASIC PCIE AVMM.h in the C/C++ project.
- Copy TERASIC\_PCIE\_AVMM.DLL to the folder where the project.exe is located.
- Dynamically load TERASIC\_PCIE\_AVMM.DLL in C/C++ program. To load the DLL, please refer to the PCIe fundamental example below.
- Call the SDK API to implement the desired application.
- TERASIC\_PCIE.DLL/TERASIC\_PCIEx64.DLL Software API

Users can easily communicate with the FPGA through the PCIe bus through the TERASIC\_PCIE\_AVMM.DLL API. The details of API are described below.

# **7.4 PCIe Library API**

Below shows the exported API in the TERASIC\_PCIE\_AVMM.DLL. The API prototype is defined in the TERASIC\_PCIE\_ AVMM.h.

Note: the Linux library terasic\_pcie\_qsys.so also use the same API and header file.

# **PCIE** Open





#### wCardNum:

Specify the matched card index, a zero based index, based on the matched verder ID and device ID.

#### **Return Value:**

Return a handle to presents specified PCIe card. A positive value is return if the PCIe card is

opened successfully. A value zero means failed to connect the target PCIe card.

This handle value is used as a parameter for other functions, e.g. PCIE\_Read32.

Users need to call PCIE\_Close to release handle once the handle is no more used.

# **PCIE\_Close**

# **Function:**

Close a handle associated to the PCIe card.

#### **Prototype:**

void PCIE\_Close(

PCIE\_HANDLE hFPGA);

#### **Parameters:**

hFPGA:

A FPGA handle return by PCIE\_Open function.

#### **Return Value:**

None.

# **PCIE Read32**

#### **Function:**

Read a 32-bit data from the FPGA board.

#### **Prototype:**

bool PCIE\_Read32(

PCIE\_HANDLE hFPGA,

PCIE\_BAR PciBar,

PCIE\_ADDRESS PciAddress,

uint32\_t \* pdwData);

#### **Parameters:**

hFPGA:

A FPGA handle return by PCIE\_Open function.

PciBar:

Specify the target BAR.

PciAddress:

Specify the target address in FPGA.



A buffer to retrieve the 32-bit data.

#### **Return Value:**

Return TRUE if read data is successful; otherwise FALSE is returned.

# **PCIE\_Write32**

#### **Function:**

Write a 32-bit data to the FPGA Board.

#### **Prototype:**

bool PCIE\_Write32(

PCIE\_HANDLE hFPGA,

PCIE\_BAR PciBar,

PCIE\_ADDRESS PciAddress,

uint32\_t dwData);

#### **Parameters:**

hFPGA:

A FPGA handle return by PCIE\_Open function.

PciBar:

Specify the target BAR.

PciAddress:

Specify the target address in FPGA.

dwData:

Specify a 32-bit data which will be written to FPGA board.

#### **Return Value:**

Return TRUE if write data is successful; otherwise FALSE is returned.

#### **PCIE\_DmaRead**

#### **Function:**

Read data from the memory-mapped memory of FPGA board in DMA.

#### **Prototype:**

bool PCIE\_DmaRead(

PCIE\_HANDLE hFPGA,

PCIE\_LOCAL\_ADDRESS LocalAddress,

void \*pBuffer,

uint32\_t dwBufSize

);

#### **Parameters:**

hFPGA:



A FPGA handle return by PCIE\_Open function.

LocalAddress:

Specify the target memory-mapped address in FPGA.

pBuffer:

A pointer to a memory buffer to retrieved the data from FPGA. The size of buffer should be equal or larger the dwBufSize.

dwBufSize:

Specify the byte number of data retrieved from FPGA.

**Return Value:** 

Return TRUE if read data is successful; otherwise FALSE is returned.

# **PCIE\_DmaWrite**

#### **Function:**

Write data to the memory-mapped memory of FPGA board in DMA.

#### **Prototype:**

bool PCIE\_DmaWrite(

PCIE\_HANDLE hFPGA,

PCIE\_LOCAL\_ADDRESS LocalAddress,

void \*pData,

uint32\_t dwDataSize

);

#### **Parameters:**

hFPGA:

A FPGA handle return by PCIE\_Open function.

LocalAddress:

Specify the target memory mapped address in FPGA.

pData:

A pointer to a memory buffer to store the data which will be written to FPGA.

dwDataSize:

Specify the byte number of data which will be written to FPGA.

#### **Return Value:**

Return TRUE if write data is successful; otherwise FALSE is returned.

# **PCIE\_ConfigRead32**

**Function:** 

Read PCIe Configuration Table. Read a 32-bit data by given a byte offset.





# **7.5 PCIe Reference Design - Fundamental**

The application reference design shows how to implement fundamental control and data transfer in DMA. In the design, basic I/O is used to control the BUTTON and LED on the FPGA board. High-speed data transfer is performed by DMA.

# **Demonstration Files Location**

- The demo file is located in the batch folder: CD ROM\Demonstration\PCIe\_Fundamental\demo\_batch
- The folder includes following files:
- **FPGA Configuration File: PCIe\_Fundamental.sof**
- Download Batch file: test.bat
- Windows Application Software folder: windows\_app, includes
	- PCIE\_FUNDAMENTAL.exe
	- TERASIC\_PCIE\_AVMM.dll

# **Demonstration Setup**

- 1. Install the FPGA board on the host PC as shown in **[Figure 7-3](#page-73-0)**.
- 2. Use USB cable to connect PC and the Starter Platform for OpenVINO™ Toolkit USB Blaster II connector (J5).
- 3. Power on the host PC, configure the FPGA with PCIE\_Fundamental.sof by executing

TSP User Manual April 30, 2020



the test.bat.

- 4. Restart the host PC.
- 5. Install PCIe driver if necessary. The driver is located in the folder: CD ROM\Demonstration \PCIe\_SW\_KIT\Windows\PCIe\_Driver.
- 6. Make sure the Windows has detected the FPGA board by checking the Windows Control panel as shown in **[Figure 7-10](#page-82-0)**.



#### **Figure 7-10 Screenshot for PCIe Driver**

<span id="page-82-0"></span>7. Goto windows\_app folder, execute PCIE\_FUNDMENTAL.exe. A menu will appear as shown in **[Figure 7-11](#page-82-1)**.



#### **Figure 7-11 Screenshot of Program Menu**

<span id="page-82-1"></span>8. Type 0 followed by a ENTER key to select Led Control item, then input 15 (hex 0x0f) will make all Leds on as shown in **[Figure 7-12](#page-83-0)**. If input 0(hex 0x00), all Leds will be turned off.

TSP User Manual April 30, 2020





**Figure 7-12 Screenshot of LED Control**

<span id="page-83-0"></span>9. Type 1 followed by an ENTER key to select Button Status Read item. The button status will be report as shown in **[Figure 7-13](#page-83-1)**.



#### **Figure 7-13 Screenshot of Button Status Report**

<span id="page-83-1"></span>10. Type 2 followed by an ENTER key to select DMA Testing item. The DMA test result will be report as shown in **[Figure 7-14](#page-84-0)**.





#### **Figure 7-14 Screenshot of DMA Memory Test Result**

<span id="page-84-0"></span>11. Type 99 followed by an ENTER key to exit this test program.

# **Development Tools**

- Quartus Prime Standard 17.1
- $\bullet$  Visual C++ 2012

#### ■ **Demonstration Source Code Location**

- Quartus Project: Demonstration\PCIE\_Fundamental
- Visual C++ Project: Demonstration\PCIe\_SW\_KIT\Windows\PCIE\_FUNDAMENTAL

#### **FPGA Application Design**

[Figure 7-15](#page-85-0) shows the system block diagram in the FPGA system. In the Qsys, Altera PIO controller is used to control the LED and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP controller through the Memory-Mapped Interface.





#### **Figure 7-15 Hardware block diagram of the PCIe reference design**

# <span id="page-85-0"></span>**Windows Based Application Software Design**

The application software project is built by Visual C++ 2012. The project includes the following major files:



The main program PCIE\_FUNDAMENTAL.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.



The base address of BUTTON and LED controllers are 0x4000010 and 0x4000020 based on PCIE\_BAR4, respectively. The on-chip memory base address is 0x00000000 relative to the DMA controller.

TSP User Manual April 30, 2020



Before accessing the FPGA through PCI Express, the application first calls PCIE\_Load to dynamically load the TERASIC\_PCIE\_AVMM.DLL. Then, it calls the PCIE\_Open to open the PCI Express driver. The constant DEFAULT\_PCIE\_VID and DEFAULT\_PCIE\_DID used in PCIE\_Open are defined in TERASIC\_PCIE\_AVMM.h. If developer changes the Vender ID, the Device ID, and the PCI Express IP, they also need to change the ID value defined in TERASIC\_PCIE\_AVMM.h. If the return value of the PCIE\_Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling **PCIE\_Write32** API, as shown below:

bPass = PCIE\_Write32(hPCIe, DEMO\_PCIE\_USER\_BAR, DEMO\_PCIE\_IO\_LED\_ADDR, (uint32\_t) Mask);

The button status query is implemented by calling the **PCIE\_Read32** API, as shown below:

```
bPass = PCIE_Read32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_BUTTON_ADDR, &Status);
```
The memory-mapped memory read and write test is implemented by **PCIE\_DmaWrite** and **PCIE\_DmaRead** API, as shown below:

PCIE\_DmaWrite(hPCIe, LocalAddr, pWrite, nTestSize);

PCIE\_DmaRead(hPCIe, LocalAddr, pRead, nTestSize);

# **7.6 PCIe Reference Design – DDR3**

The application reference design shows how to add the DDR3 Memory Controllers for the on board DDR3 into the PCIe Quartus project based on the PCIe\_Fundamental Quartus project and perform 1GB data DMA for both memories. Also, this demo shows how to call "PCIE\_ConfigRead32" API to check PCIe link status.

# **Demonstration Files Location**

- The demo file is located in the batch folder:
	- CD ROM\Demonstration\PCIE\_DDR3\demo\_batch
- The folder includes following files:
	- FPGA Configuration File: PCIE\_DDR3.sof
	- Download Batch file: test.bat



- Windows Application Software folder: windows\_app, includes
	- PCIE\_DDR3.exe
	- TERASIC\_PCIE\_AVMM.dll

#### ■ **Demonstration Setup**

- 1. Install the FPGA board on the host PC.
- 2. Use USB cable to connect PC and the Starter Platform for OpenVINO™ Toolkit USB Blaster II connector (J5).
- 3. Power on the host PC, configure FPGA with PCIE\_DDR3.sof by executing the test.bat.
- 4. Install PCIe driver if necessary.
- 5. Restart the host PC.
- 6. Make sure the Windows has detected the FPGA Board by checking the Windows Control panel.
- 7. Go to windows\_app folder, execute PCIE\_DDR3.exe. A menu will appear as shown in **[Figure 7-16](#page-87-0)**.



#### **Figure 7-16 Screenshot of Program Menu**

<span id="page-87-0"></span>8. Type 2 followed by the ENTER key to select Link Info item. The PICe link information will be shown as in **[Figure 7-17](#page-88-0)**. Gen2 link speed and x4 link width are expected.





#### **Figure 7-17 Screenshot of Link Info**

<span id="page-88-0"></span>9. Type 3 followed by the ENTER key to select DMA On-Chip Memory Test item. The DMA write and read test result will be reported as shown in **[Figure 7-18](#page-88-1)**.

<span id="page-88-1"></span>

**Figure 7-18 Screenshot of On-Chip Memory DMA Test Result**



10. Type 4 followed by the ENTER key to select DMA DDR3 Memory Test item. The DMA write and read test result will be report as shown in **[Figure 7-19](#page-89-0)**.



## **Figure 7-19 Screenshot of DDR3 Memory DAM Test Result**

<span id="page-89-0"></span>11. Type 99 followed by the ENTER key to exit this test program.



- Ouartus Prime Standard 17.1
- $\bullet$  Visual C++ 2012

# ■ **Demonstration Source Code Location**

- Quartus Project: Demonstration\PCIE\_DDR3
- Visual C++ Project: Demonstration\PCIe\_SW\_KIT\Windows\PCIe\_DDR3

# **FPGA Application Design**

**[Figure 7-20](#page-90-0)** shows the system block diagram in the FPGA system. In the Qsys, Altera PIO controller is used to control the LED and monitor the Button Status, and the On-Chip memory and DDR3 SOSIMM Memory are used for performing DMA testing. The PIO controllers、the On-Chip memory and DDR3 SOSIMM Memory are connected to the PCI Express Hard IP controller through the Memory-Mapped Interface.





#### <span id="page-90-0"></span>**Figure 7-20 Hardware block diagram of the PCIe DDR3 reference design**

## **Windows Based Application Software Design**

The application software project is built by Visual C++ 2012. The project includes the following major files:



The main program PCIE\_DDR3.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.

```
#define DEMO PCIE USER BAR
                                                PCIE BAR4
#define DEMO_PCIE_IO_LED_ADDR
                                        0x4000010
#define DEMO_PCIE_IO_BUTTON_ADDR
                                        0x4000020
#define DEMO_PCIE_ONCHIP_MEM_ADDR
                                        0x00000000
#define DEMO_PCIE_DDR3_MEM_ADDR
                                        0x100000000
#define ONCHIP_MEM_TEST_SIZE
                                        (512*1024) //512KB
#define DDR3_MEM_TEST_SIZE
                                            (1u11*1024*1024*1024) //1GB
#define DMA MAX SIZE
                                                (1u11*1024*1024*1024 - 4) //4GB - 4B
#define DMA_CHUNK_SIZE
                                                (1ull*1024*1024*1024) //2GB
```
The base address of BUTTON and LED controllers are 0x4000010 and 0x4000020 based on PCIE\_BAR4, respectively. The on-chip memory base address is 0x00000000 relative

TSP User Manual April 30, 2020

www.terasic.com 91



to the DMA controller. The above definition is the same as those in the PCIe Fundamental demo.

Before accessing the FPGA through PCI Express, the application first calls PCIE\_Load to dynamically load the TERASIC\_PCIE\_AVMM.DLL. Then, it calls PCIE\_Open to open the PCI Express driver. The constant DEFAULT\_PCIE\_VID and DEFAULT\_PCIE\_DID used in PCIE Open are defined in TERASIC PCIE AVMM.h. If the developer changes the Vender ID, Device ID, and PCI Express IP, they also need to change the ID value defined in TERASIC PCIE AVMM.h. If the return value of PCIE Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling **PCIE\_Write32** API, as shown below:

bPass = PCIE\_Write32(hPCIe, DEMO\_PCIE\_USER\_BAR, DEMO\_PCIE\_IO\_LED\_ADDR, (uint32\_t) Mask);

The button status query is implemented by calling the **PCIE\_Read32** API, as shown below:

```
bPass = PCIE_Read32(hPCIe, DEMO_PCIE_USER_BAR, DEMO_PCIE_IO_BUTTON_ADDR, &Status);
```
The memory-mapped memory read and write test is implemented by **PCIE\_DmaWrite** and **PCIE\_DmaRead** API, as shown below:

> PCIE\_DmaWrite(hPCIe, dest\_buffer, pWrite, chunk\_bytes); PCIE\_DmaRead(hPCIe, src\_buffer, pRead, chunk\_bytes);

The PCIe link information is implemented by **PCIE\_ConfigRead32** API, as shown below:







# **Chapter 8** *PCIe Reference Design for Linux*

PCI Express is commonly used in consumer, server, and industrial applications, to link motherboard-mounted peripherals. From this demonstration, it will show how the PC Linux and FPGA communicate with each other through the PCI Express interface. V-Series Avalon-MM DMA for PCI Express IP is used in this demonstration. For detail about this IP, please refer to Intel document : [V-Series Avalon-MM DMA Interface for](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_pcie_avmm_dma.pdf)  [PCIe Solutions User Guide.](https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_pcie_avmm_dma.pdf)

# **8.1 PCI Express System Infrastructure**

**[Figure 8-1](#page-93-0)** shows the infrastructure of the PCI Express System in this demonstration. It consists of two primary components: FPGA System and PC System. The FPGA System is developed based on V-Series Avalon-MM DMA for PCI Express IP with Avalon-MM DMA. The application software on the PC side is developed by Terasic based on Intel's PCIe kernel mode driver.



#### <span id="page-93-0"></span>**Figure 8-1 Infrastructure of PCI Express System**



# **8.2 PCI Express Software SDK**

The FPGA System CD contains a PC Windows based SDK to allow users to develop their 64-bit software application on 64-bits Linux. CentOS 7.2 is recommended. The SDK is located in the "CD ROM/Demonstration/PCIe\_SW\_KIT/Linux" folder which includes:

- PCI Express Driver
- PCI Express Library
- PCI Express Examples

The kernel mode driver assumes the PCIe vendor ID (VID) is 0x1172 and the device ID (DID) is 0xE001. If different VID and DID are used in the design, users need to modify the PCIe vendor ID (VID) and device ID (DID) in the driver project and rebuild the driver. The ID is defined in the file: PCIe\_SW\_KIT/Linux/PCIe\_Driver/altera\_pcie\_cmd.h.

The PCI Express Library is implemented as a single .so file named terasic\_pcie\_qsys.so. This file is a 64-bit library file. With the library exported software API, users can easily communicate with the FPGA. The library provides the following functions:

- Basic data read and write
- Data read and write by DMA

For high performance data transmission, Altera AVMM DMA is required as the read and write operations are specified under the hardware design on the FPGA.

# **8.3 PCI Express Software Stack**

**[Figure 8-2](#page-95-0)** shows the software stack for the PCI Express application software on 64-bit Linux. The PCIe library module terasic\_pcie\_qys.so provides DMA and direct I/O access for user application program to communicate with FPGA. Users can develop their applications based on this .so library file. The altera\_pcie.ko kernel driver is provided by Altera.





**Figure 8-2 PCI Express Software Stack** 

# <span id="page-95-0"></span>**Install PCI Express Driver on Linux**

To make sure the PCIe driver can meet your kernel of Linux distribution, the driver altera\_pcie.ko should be recompile before use it. The PCIe driver project is locate in the folder: CD ROM/Demonstrations/PCIe\_SW\_KIT/Linux/PCIe\_Driver

The folder includes the following files:

- altera\_pcie.c
- altera\_pcie.h
- altera\_pcie\_cmd.h
- **•** Makefile
- load driver
- unload
- $\bullet$  config file

To compile and install the PCI Express driver, please execute the steps below:

- 1. Install the Starter Platform for OpenVINO™ Toolkit on the PCIe slot of the host PC.
- 2. Make sure Quartus Programmer and USB-Blaster II driver are installed.
- 3. Power on your Starter Platform for OpenVINO™ Toolkit and the host PC.
- 4. Open a terminal and use "cd" command to goto the path "CDROM/Demonstration/ PCIe\_Fundamental/demo\_batch".
- 5. Set QUARTUS\_ROOTDIR variable pointing to the Quartus installation path. Set QUARTUS\_ROOTDIR variable by tying the following commands in terminal. Replace "/home/centos/intelFPGA/17.1/quartus" to your quartus installation path.

#### export QUARTUS\_ROOTDIR=/home/centos/intelFPGA/17.1/quartus

6. Execute "sudo sh test.sh" command to configure the FPGA



- 7. Restart Linux operation system. In Linux, open a terminal and use "cd" command to goto the PCIe\_Driver path.
- 8. Type the following commands to compile and install the driver altera\_pcie.ko, and make sure driver is loaded successfully and FPGA is detected by the driver as shown in **[Figure 8-3](#page-96-0)**.

make

sudo sh load\_driver

dmesg | tail -n 15

```
[root@localhost PCIe Driver]# make
make -C /lib/modules/3.10.0-327.el7.x86_64/build M=/root/Desktop/CDROM/PCIe_SW_KIT/Linux/PCIe_Driver
make[1]: Entering directory '/usr/src/kernels/3.10.0-327.el7.x86_64'
  Building modules, stage 2.
  MODPOST 1 modules
"make[1]: Leaving directory `/usr/src/kernels/3.10.0-327.el7.x86_64
[root@localhost PCIe_Driver]# sudo sh load_driver
Matching Device Found
[root@localhost PCIe Driver]# dmesg | tail -n 15
    39.700813] SELinux: initialized (dev tmpfs, type tmpfs), uses transition SIDs
    50.138710] SELinux: initialized (dev fuse, type fuse), uses genfs_contexts<br>94.647734] Altera PCIE: altera_pcie_init(), Aug 21 2019 15:01:53<br>94.647759] Altera PCIE 0000:01:00.0: enabling device (0000 -> 0002)
    94.647818] Altera PCIE 0000:01:00.0: pci_enable_device() successful<br>94.647818] Altera PCIE 0000:01:00.0: pci_enable_device() successful<br>94.647841] Altera PCIE 0000:01:00.0: irq 31 for MSI/MSI-X
    94.647848] Altera PCIE 0000:01:00.0: pci_enable_msi() successful
    94.647851] Altera PCIE 0000:01:00.0: BAR[0] 0xe8000000-0xe80001ff flags 0x0014220c, length 512
    94.647853] Altera PCIE 0000:01:00.0: BAR[1] 0x000000000-0x000000000 flags 0x00000000, length 0
    94.647855] Altera PCIE 0000:01:00.0: BAR[2] 0x00000000-0x00000000 flags 0x00000000, length 0
    94.647857] Altera PCIE 0000:01:00.0: BAR[3] 0x00000000-0x00000000 flags 0x00000000, length 0
    94.647859] Altera PCIE 0000:01:00.0: BAR[4] 0xe0000000-0xe7ffffff flags 0x0014220c, length 134217728
    94.647861] Altera PCIE 0000:01:00.0: BAR[5] 0x00000000-0x00000000 flags 0x00000000, length 0
    94.647874] Altera PCIE 0000:01:00.0: BAR[0] mapped to 0xffffc90005b1a000, length 512
    94.648066] Altera PCIE 0000.01.00.0: BAR[4] mapped to 0xffffc90017980000, length 134217728
[root@localhost PCIe Driver]#
```
**Figure 8-3 Screenshot of install PCIe driver** 

# <span id="page-96-0"></span>**Create a Software Application**

All the files needed to create a PCIe software application are located in the directory CD ROM/Demonstration/PCIe\_SW\_KIT/Linux/PCIe\_Library. It includes the following files:

- TERASIC\_PCIE\_AVMM.h
- terasic\_pcie\_qsys.so (64-bit library)

Below list the procedures to use the library in users'  $C/C++$  project:

- 1. Create a 64-bit C/C++ project.
- 2. Include TERASIC PCIE AVMM.h in the C/C++ project.
- 3. Copy terasic\_pcie\_qsys.so to the folder where project execution file is located.
- 4. Dynamically load terasic\_pcie\_qsys.so in C/C++ program. To load the terasic\_pcie\_qsys.so, please refer to the PCIe fundamental example below.
- 5. Call the library API to implement the desired application.

Users can easily communicate with the FPGA through the PCIe bus through the terasic\_pcie\_qsys.so API. The details of API are described below.

TSP User Manual April 30, 2020



# **8.4 PCI Express Library API**

The Linux Library API is the same as Windows Library API. Please refer to the section [7.4 PCIe Library API.](#page-49-0)

# **8.5 PCIe Reference Design – Fundamental**

The application reference design shows how to implement fundamental control and data transfer in DMA. In the design, basic I/O is used to control the BUTTON and LED on the FPGA board. High-speed data transfer is performed by DMA.

# ■ **Demonstration Files Location**

The demo file is located in the batch folder: CD ROM\Demonstration\PCIe\_Fundamental\demo\_batch The folder includes following files:

- FPGA Configuration File: PCIe\_Fundamental.sof
- Download Batch file: test.sh
- Linux Application Software folder: linux\_app, includes
- PCIE\_FUNDAMENTAL
- terasic\_pcie\_qsys.so

# ■ **Demonstration Setup**

- 1. Install the FPGA board on the host PC, use USB cable to connect PC and the Starter Platform for OpenVINO™ Toolkit USB Blaster II connector (J5).
- 2. Power on the host PC, open a terminal and use "cd" command to go to: CD ROM/Demonstration/PCIe\_Fundamental/demo\_batch".
- 3. Set QUARTUS\_ROOTDIR variable pointing to the Quartus installation path. Set QUARTUS\_ROOTDIR variable by tying the following commands in terminal. Replace /home/centos/intelFPGA/17.1/quartus to your quartus installation path.

export QUARTUS\_ROOTDIR=/home/centos/intelFPGA/17.1/quartus

- 4. Execute "sudo sh test.sh" command to configure the FPGA.
- 5. Restart the host PC.
- 6. Install PCIe driver. The driver is located in the folder: CD ROM/Demonstration/PCIe\_SW\_KIT/Linux/PCIe\_Driver.
- 7. Type "ls -l /dev/altera pcie\*" to make sure the Linux has detected the FPGA Board. If the FPGA board is detected, developers can find the /dev/altera\_pcieX(where X is 0~255) in Linux file system as shown in **[Figure 8-4](#page-98-0)**.



```
[root@localhost PCIe Driver]# ls -l /dev/altera pcie*
crw-rw-rw-. 1 root wheel 245, 0 Aug 21 15:36 /dev/altera pcie0
[root@localhost PCIe_Driver]# |
```
#### **Figure 8-4 Linux has detected the FPGA Board**

<span id="page-98-0"></span>8. Go to linux\_app folder, execute PCIE\_FUNDAMENTAL. A menu will appear as shown in **[Figure 8-5](#page-98-1)**.



**Figure 8-5 Screenshot of Program Menu** 

<span id="page-98-1"></span>9. Type 0 followed by a ENTER key to select Led Control item, then input 3 (hex 0x03) will make LEDG0 and LEDG1 on as shown in **[Figure 8-6](#page-99-0)**. If input 0 (hex 0x00), all Led will be turn off.





#### **Figure 8-6 Screenshot of LED Control**

<span id="page-99-0"></span>10. Type 1 followed by an ENTER key to select Button Status Read item. The button status will be report as shown in **[Figure 8-7](#page-99-1)**.



#### **Figure 8-7 Screenshot of Button Status Report**

<span id="page-99-1"></span>11. Type 2 followed by an ENTER key to select DMA Testing item. The DMA test result will be report as shown in **[Figure 8-8](#page-100-0)**.

TSP User Manual April 30, 2020





#### **Figure 8-8 Screenshot of DMA Memory Test Result**

<span id="page-100-0"></span>12. Type 99 followed by an ENTER key to exit this test program

#### **Development Tools**

- Quartus Prime 17.1 Standard Edition
- GNU Compiler Collection, Version 4.8 is recommended

#### ■ **Demonstration Source Code Location**

- Quartus Project: Demonstrations/PCIe\_Fundamental
- C++ Project: Demonstration/PCIe\_SW\_KIT/Linux/PCIE\_FUNDAMENTAL

# **FPGA Application Design**

**[Figure 8-9](#page-101-0)** shows the system block diagram in the FPGA system. In the Qsys, Altera PIO controller is used to control the LEDG and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP controller through the Memory-Mapped Interface.





#### **Figure 8-9 Hardware block diagram of the PCIe reference design**

# <span id="page-101-0"></span>■ Linux Based Application Software Design

<span id="page-101-1"></span>The application software project is built by GNU Toolchain. The project includes the following major files as shown in **[Table 8-1](#page-101-1)**.

#### **Table 8-1 Project major files**



The main program PCIE\_FUNDAMENTAL.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design, as shown in **[Figure 8-10](#page-102-0)**.



#include "PCIE.h" #define DEMO\_PCIE\_USER\_BAR PCIE\_BAR4<br>#define DEMO\_PCIE\_IO\_LED\_ADDR 0x4000010 #define DEMO PCIE IO BUTTON ADDR 0x4000020 #define DEMO PCIE MEM ADDR 0x00000000 #define MEM SIZE (512\*1024) //512KB

#### **Figure 8-10 Header file "PCIE.h"**

<span id="page-102-0"></span>The base address of BUTTON and LED controllers are 0x4000010 and 0x4000020 based on PCIE\_BAR4, in respectively. The on-chip memory base address is 0x00000000 relative to the DMA controller.

Before accessing the FPGA through PCI Express, the application first calls PCIE\_Load to dynamically load the TERASIC\_PCIE\_AVMM.dll. Then, it calls PCIE\_Open to open the PCI Express driver. The constant DEFAULT\_PCIE\_VID and DEFAULT\_PCIE\_DID used in PCIE\_Open are defined in TERASIC\_PCIE\_AVMM.h. If developer change the Vendor ID and Device ID and PCI Express IP, they also need to change the ID value define in TERASIC\_PCIE\_AVMM.h. If the return value of PCIE\_Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling PCIE\_Write32 API, as shown below:

bPass = PCIE\_Write32(hPCIe, DEMO\_PCIE\_USER\_BAR, DEMO\_PCIE\_IO\_LED\_ADDR,(uint32\_t) Mask);

The button status query is implemented by calling the PCIE\_Read32 API, as shown below:

PCIE Read32 (hPCIe, DEMO PCIE USER BAR, DEMO PCIE IO BUTTON ADDR, &Status) ;

The memory-mapped memory read and write test is implemented by PCIE\_DmaWrite and PCIE\_DmaRead API, as shown below:

PCIE DmaWrite(hPCIe, LocalAddr, pWrite, nTestSize); PCIE DmaRead(hPCIe, LocalAddr, pRead, nTestSize);

# **8.6 PCIe Reference Design – DDR3**

The application reference design shows how to add DDR3 Memory Controllers into the

TSP User Manual April 30, 2020

www.terasic.com 103



PCIe Quartus project based on the PCIe\_Fundamental Quartus project and perform DMA data transmission. Also, this demo shows how to call "PCIE\_ConfigRead32" API to check PCIe link status.

# ■ **Demonstration Files Location**

The demo file is located in the batch folder:

#### CD ROM\ Demonstrations\PCIE\_DDR3\demo\_batch

The folder includes following files:

- FPGA Configuration File: PCIE\_DDR3.sof
- Download Batch file: test.sh
- Linux Application Software folder: linux app, includes
- PCIE DDR3
- terasic\_pcie\_qsys.so

# ■ **Demonstration Setup**

- 1. Install the FPGA board on the host PC, install the FPGA board on the host PC, use USB cable to connect PC and the Starter Platform for OpenVINO™ Toolkit USB Blaster II connector (J5).
- 2. Power on the host PC, open a terminal and use "cd" command to go to "CD ROM/Demonstration/PCIe\_Fundamental/demo\_batch".
- 3. Set QUARTUS\_ROOTDIR variable pointing to the Quartus installation path. Set QUARTUS\_ROOTDIR variable by tying the following commands in terminal. Replace /home/centos/intelFPGA/17.1/quartus to your quartus installation path.

export QUARTUS\_ROOTDIR=/home/centos/intelFPGA/17.1/quartus

- 4. Execute "sudo sh test.sh" command to configure the FPGA
- 5. Restart the host PC.
- 6. Install PCIe driver (If it is necessary). The driver is located in the folder: CD ROM/Demonstration/PCIe\_SW\_KIT/Linux/PCIe\_Driver.
- 7. Make sure the Linux host PC has detected the FPGA Board.
- 8. Go to linux\_app folder, execute PCIE\_DDR3. A menu will appear as shown in **[Figure](#page-104-0)  [8-11](#page-104-0)**.





#### **Figure 8-11 Screenshot of Program Menu**

<span id="page-104-0"></span>9. Type 2 followed by an ENTER key to select Link Info item. The PCIe link information will be shown as in **[Figure 8-12](#page-104-1)**. Gen2 link speed and x4 link width are expected.



#### <span id="page-104-1"></span>**Figure 8-12 Screenshot of Link Info**



10. Type 3 followed by an ENTER key to select DMA On-Chip Memory Test item. The DMA write and read test result will be report as shown in **[Figure 8-13](#page-105-0)**.

root@localhost:"/Desktop/CDROM/PCIe\_DDR3/demo\_batch/linux\_app  $\Box$  $\boldsymbol{\times}$ File Edit View Search Terminal Help Negotiated Link Width is x4 Maximum Payload Size is 256-byte [0]: Led control [1]: Button Status Read  $[2]$ : Link Info [3]: DMA On-Chip Memory Test [4]: DMA DDR3 Memory Test  $[99]$ : Quit Plesae input your selection:3 DMA Memory Test, Address =  $0 \times 0$ , Size =  $0 \times 80000$  Bytes... Generate Test Pattern... DMA Write... DMA Read... Readback Data Verify...  $DMA$ -Memory Address =  $0x0$ , Size =  $0x80000$  bytes pass -----------------[0]: Led control [1]: Button Status Read [2]: Link Info [3]: DMA On-Chip Memory Test [4]: DMA DDR3 Memory Test  $[99]$ : Quit Plesae input your selection:

#### **Figure 8-13 Screenshot of On-Chip Memory DMA Test Result**

<span id="page-105-0"></span>11. Type 4 followed by an ENTER key to select DMA DDR3 Memory Test item. The DMA write and read test result will be report as shown in **[Figure 8-14](#page-105-1)**.



#### <span id="page-105-1"></span>**Figure 8-14 Screenshot of DDR3 Memory DAM Test Result**



12. Type 99 followed by an ENTER key to exit this test program.

# **Development Tools**

- Quartus Prime 17.1 Standard Edition
- GNU Compiler Collection, Version 4.8 is recommended

# ■ **Demonstration Source Code Location**

- Quartus Project: Demonstration\PCIE\_DDR3
- Visual C++ Project: Demonstration\PCIe\_SW\_KIT\Linux\PCIe\_DDR3

# **FPGA Application Design**

**[Figure 8-15](#page-106-0)** shows the system block diagram in the FPGA system. In the Qsys, Altera PIO controller is used to control the LEDG and monitor the Button Status, and the On-Chip memory is used for performing DMA testing. The PIO controllers and the On-Chip memory are connected to the PCI Express Hard IP controller through the Memory-Mapped Interface.



#### <span id="page-106-0"></span>**Figure 8-15 Hardware block diagram of the PCIe DDR3 reference design**

# **Linux Based Application Software Design**

The application software project is built by Visual C++ 2012. The project includes the following major files:

NAME Description





The main program PCIE\_DDR3.cpp includes the header file "PCIE.h" and defines the controller address according to the FPGA design.

```
#define DEMO_PCIE_USER_BAR
                                                PCIE_BAR4
#define DEMO_PCIE_IO_LED_ADDR
                                        0x4000010
#define DEMO_PCIE_IO_BUTTON_ADDR
                                        0x4000020
#define DEMO_PCIE_ONCHIP_MEM_ADDR
                                        0x00000000
#define DEMO_PCIE_DDR3_MEM_ADDR 0x100000000
#define ONCHIP_MEM_TEST_SIZE
                                       (512*1024) //512KB
#define DDR3 MEM TEST SIZE
                                            (1ull*1024*1024*1024) //1GB
#define DMA_MAX_SIZE
                                                (1u11*1024*1024*1024 - 4) //1GB - 4B
#define DMA_CHUNK_SIZE
                                                (1ull*1024*1024*1024) //1GB
```
The base address of BUTTON and LED controllers are 0x4000010 and 0x4000020 based on PCIE\_BAR4, in respectively. The on-chip memory base address is 0x00000000 relative to the DMA controller. The above definition is the same as those in PCIe Fundamental demo.

Before accessing the FPGA through PCI Express, the application first calls PCIE\_Load to dynamically load the TERASIC\_PCIE\_AVMM.DLL. Then, it calls PCIE\_Open to open the PCI Express driver. The constant DEFAULT\_PCIE\_VID and DEFAULT\_PCIE\_DID used in PCIE\_Open are defined in TERASIC\_PCIE\_AVMM.h. If developer change the Vendor ID and Device ID and PCI Express IP, they also need to change the ID value define in TERASIC\_PCIE\_AVMM.h. If the return value of PCIE\_Open is zero, it means the driver cannot be accessed successfully. In this case, please make sure:

- The FPGA is configured with the associated bit-stream file and the host is rebooted.
- The PCI express driver is loaded successfully.

The LED control is implemented by calling **PCIE\_Write32** API, as shown below:

bPass = PCIE\_Write32(hPCIe, DEMO\_PCIE\_USER\_BAR, DEMO\_PCIE\_IO\_LED\_ADDR, (uint32\_t) Mask); The button status query is implemented by calling the **PCIE\_Read32** API, as shown below:

```
PCIE Read32 (hPCIe, DEMO PCIE USER BAR, DEMO PCIE IO BUTTON ADDR, &Status) ;
```
The memory-mapped memory read and write test is implemented by **PCIE\_DmaWrite** and **PCIE DmaRead API**, as shown below:


PCIE\_DmaWrite(hPCIe, dest\_buffer, pWrite, chunk\_bytes); PCIE\_DmaRead(hPCIe, src\_buffer, pRead, chunk\_bytes);

The PCIe link information is implemented by PCIE\_ConfigRead32 API, as shown below:

```
// read config - link status
if (PCIE ConfigRead32 (hPCIe, 0x90, &Data32)) {
  switch ((\text{Data32} \gg 16) & 0x0F) {
               case 1:
                   printf ("Current Link Speed is Gen1\r\n");
                   break;
               case 2:
                   printf ("Current Link Speed is Gen2\r\n");
                   break;
               case 3:
                   printf ("Current Link Speed is Gen3\r\n");
                   break:
               default:
                   printf ("Current Link Speed is Unknown\r\n");
                   break;
  Þ
  switch ((Data32 >> 20) & 0x3F) {
               case 1:
                   print("Negotiated Link Width is x1\r\n\n\rightharpoonup;break;
               case 2:
                   printf ("Negotiated Link Width is x2\r\ln");
                   break;
               case 4:
                   printf ("Negotiated Link Width is x4\r\n");
                   break;
               case 8:
                   printf ("Negotiated Link Width is x8\r\n");
                   break;
               case 16:
                   printf ("Negotiated Link Width is x16\r');
                   break;
               default:printf ("Negotiated Link Width is Unknown\r\n");
                   break;
 \mathbf{A}}elsebPass = false;ÿ
```


## **Chapter 9**  *Appendix*

## **9.1 Revision History**



## **9.2 Copyright Statement**

Copyright© Terasic Technologies Inc. All Rights Reserved.