



DP/HDMI 1:3 De-mux/Mux Switches

Features

- → DP 1:3 De-Mux or 3:1 Mux switch with 4 high speed differential, AUX/DDC, HPD and CAB_DET channels
- → Pin selection for 1:3 DEMUX or 3:1 MUX
- → HDMI 3:1 Mux switch with 4 high speed differential, DDC and HPD channels
- → HDMI-mode only supports HDMI-sink application, not support HDMI-source application.
- → Pin selection for DP mode or HDMI mode
- → All ports support up to DP1.2 at 5.4Gb/s or HDMI 2.0 at 6Gb/s
- Supports manual switching or HPD auto priority selection → in 1:3 DEMUX, in DP mode
- → Low current consumption
- 3.3V power supply →
- ESD protection on all I/O pins for 2kV HBM →
- Package: →

60 pin TQFN (5x9mm)


Block Diagram

Description

The PI3WVR31310A is a 3:1 Mux or 1:3 Demux high speed passive switch supporting DP 1.2, HDMI 1.4, HDMI 2.0. At DEMUX mode, all three output ports support auto port priority selection by detecting HPD1/2/3 input or manual selection. At MUX mode, HPD1/2/3 will change from input to output, there is no auto port priority selection.

Application


→ Notebook, Monitor, Switch box or TV sink application







Pin Configuration: TQFN-60



Note: 1. The $120k\Omega$ pull down resistor is not always on.

17-0002

2






Pin Description

pin#	pin Name	Signal Type	Description			
2,	D0P,					
4,	D1P,					
6,	D2P,					
8,	D3P,	IO	4 differential pair I/O (DP or HDMI)			
3,	D0N,	10				
5,	D1N,					
7,	D2N,					
9	D3N					
60,	D0P1,					
58,	D1P1,					
56,	D2P1,					
54,	D3P1,	IO	4 differential pair I/O (DP or HDMI) for port 1			
59,	D0N1,	10				
57,	D1N1,					
55,	D2N1,					
53	D3N1					
49,	D0P2,					
47,	D1P2,					
45,	D2P2,					
43,	D3P2,	IO	4 differential main 1/0 (DD on UDMI) for most 2			
48,	D0N2,	IO	4 differential pair I/O (DP or HDMI) for port 2			
46,	D1N2,					
44,	D2N2,					
42	D3N2					
41,	D0P3,					
39,	D1P3,					
37,	D2P3,					
35,	D3P3,	то	4 differential main L/O (DD on LID) (1) for mont 2			
40,	D0N3,	IO	4 differential pair I/O (DP or HDMI) for port 3			
38,	D1N3,					
36,	D2N3,					
34	D3N3					





pin#	pin Name	Signal Type	Description			
31,	AUX1N/SDA1,					
27,	AUX2N/SDA2,					
23,	AUX3N/SDA3,	IO	AUX (DD) - DDC (UD)(I) innert formet three monte			
32,	AUX1P/SCL1,	10	AUX (DP) or DDC (HDMI) input from three ports			
28,	AUX2P/SCL2,					
24	AUX3P/SCL3					
18,	AUXN,	ю				
17	AUXP	IO	AUX output			
20,	SDA,	IO	DDC systematic			
19	SCL	10	DDC output			
30,	HPD1,		When DEMUX_MUX = low (1:3 DEMUX mode), HPD1_2_3			
26,	HPD2,	10	are inputs, HPD_SRC is output;			
15,	HPD3,	IO	When DEMUX_MUX = high (3:1 MUX mode), HPD1_2_3 are			
12	HPD_SRC		outputs, HPD_SRC is input			
29,	CAB_1,					
25,	CAB_2,	IO	CAB_1, CAB_2, CAB_3, CAB_SRC			
14,	CAB_3,	10	CAD_1, CAD_2, CAD_5, CAD_5RC			
13	CAB_SRC					
51	OEB	Ι	OEB=0, device active; OEB=1, device shut down			
52	PRI_SEL	I	PRI_SEL is for priority selection as in priority-selection-table, but only for 1:3 DEMUX mode. PRI_SEL has internal 100K divider between VDD and GND for middle-state with VDD/2.			
16	DEMUX_MUX	I	DEMUX_MUX is for HPD direction selection, see truth table			
22	DP_HDMI	I	DP port or HDMI port, see truth table			
11	SEL0	I	Port selection pins, see truth table			
10	SEL1	I	Port selection pins, see truth table			
1, 21, 33, 50	VDD	Power	3.3V VDD			
Center Pad	GND	Ground	Bottom GND EPAD			







DP mode	HDMI/DVI mode	WVR31310A input pins	WVR31310A port1 output	WVR31310A port2 output	WVR31310A port3 output	DP mode			
ML_lan0(P)	TX2+	D0P	D0P1	D0P2	D0P3	ML_lan0(P)			
ML_lan0(N)	TX2-	D0N	D0N1	D0N2	D0N3	ML_lan0(N)			
ML_lan1(P)	TX1+	D1P	D1P1	D1P2	D1P3	ML_lan1(P)			
ML_lan1(N)	TX1-	D1N	D1N1	D1N2	D1N3	ML_lan1(N)			
ML_lan2(P)	TX0+	D2P	D2P1	D2P2	D2P3	ML_lan2(P)			
ML_lan2(N)	ТХ0-	D2N	D2N1	D2N2	D2N3	ML_lan2(N)			
ML_lan3(P)	TXC+	D3P	D3P1	D3P2	D3P3	ML_lan3(P)			
ML_lan3(N)	TXC-	D3N	D3N1	D3N2	D3N3	ML_lan3(N)			

Pin mapping for dual mode DP source DEMUX to DP output

Function Description

Default input format is DP. DP_HDMI can select between DP or HDMI input.

In Demux mode, there are 120K pull down in HPD1/HPD2/HPD3 pins. In Mux mode, there is 120K pull down in HPD_SRC pin.

Output port can be selected by manual or automatically in DEMUX mode.

Automatic port selection is done by detection of HPD presence from the output ports. If multiple HPD are detected, port selection depends on a priority scheme defined by PRI_SEL pin. There can be 3 priority schemes. When PRI_SEL=low, the port priority order is port1/port2/port3; when PRI_SEL=high, the port priority order is port2/port3/port1; when PRI_SEL=M (open), the port priority order is port3/port1/port2.

When port 1 or port 2 or port 3 is selected in DP application, and CAB=LOW, AUX/DDC input pins are now AUX channel. AUXP will have 100Kohm resistor to GND while AUXN will have 100Kohm resistor to VDD in external port side. Max. AUX data rate can be 720Mb/s. DDC switch inside is off.

When port 1 or port 2 or port 3 is active in dual mode DP or HDMI application, and CAB=HIGH, AUX/DDC input pins are now DDC channel. AUX switch inside is off, DDC switch is on. The DDC switch can support 5V input, and output Vpass is less than 3.3V limit.

HPD is CMOS buffer, and support 5v inputs. When used as DEMUX, There're 120kΩ pull-down resistors inside connected to HPD1, HPD2, HPD3 as input, and when used as MUX, 120k resistor connected to HPD_SRC as input.





Truth Table

DEMUX_MUX

DEMUX_MUX	HPD_SRC	HPD1/2/3
0 (DEMUX)	output	input
1 (MUX)	input	output

DP_HDMI	
DP HDMI	

DP_HDMI	Mode
0	DP Mode
1	HDMI Mode

SLE1/SEL0 in 1:3 DP modes

		PRI_SEL		
SEL1	SEL0	(priority selection)	HPD/CAB_DET	D[0:3]P, D[0:3]N, AUX/DDC
0	0	NC	HPD1/CAB_1	Port 1
0	1	NC	HPD2/CAB_2	Port 2
1	0	NC	HPD3/CAB_3	Port 3
1	1	Auto-selection	See priority table	See priority table

SLE1/SEL0 in 3:1 HDMI mode and DP mode

SEL1	SELO	PRI_SEL (priority selection)	HPD	D[0:3]P, D[0:3]N, AUX/DDC
0	0	NC	HPD=HPD1, HPD2/3=0	Port 1
0	1	NC	HPD=HPD2, HPD1/3=0	Port 2
1	0	NC	HPD=HPD3, HPD1/2=0	Port 3
1	1	NC	NC	NC

AUX and DDC

PORT	DP_HDMI	CAB_1	CAB_2	CAB_3	AUXP	AUXN	SCL	SDA
	0	0	x	x	AUX1P	AUX1N	Hi-Z	Hi-Z
When Port1 Selected	0	1	x	x	Hi-Z	Hi-Z	SCL1	SDA1
beleeted	1	1	x	x	Hi-Z	Hi-Z	SCL1	SDA1
_	0	x	0	x	AUX2P	AUX2N	Hi-Z	Hi-Z
When Port2 Selected	0	x	1	x	Hi-Z	Hi-Z	SCL2	SDA2
Selected	1	x	1	x	Hi-Z	Hi-Z	SCL2	SDA2
When Port3 Selected	0	x	x	0	AUX3P	AUX3N	Hi-Z	Hi-Z
	0	x	x	1	Hi-Z	Hi-Z	SCL3	SDA3
	1	x	x	1	Hi-Z	Hi-Z	SCL3	SDA3





Priority Selection Table

PRI_SEL							
(Priority order)	HPD1	HPD2	HPD3	HPD_SRC	CAB_SRC	AUXP/AUXN	SDA/SCL
0	0	0	0	0	Hi-Z	Hi-Z	Hi-Z
0	1	x	x	HPD1	CAB1	AUX1P/AUX1N	SDA1/SCL1
0	0	1	x	HPD2	CAB2	AUX2P/AUX2N	SDA2/SCL2
0	0	0	1	HPD3	CAB3	AUX3P/AUX3N	SDA3/SCL3
М	0	0	0	0	Hi-Z	Hi-Z	Hi-Z
М	1	x	0	HPD1	CAB1	AUX1P/AUX1N	SDA1/SCL1
М	0	1	0	HPD2	CAB2	AUX2P/AUX2N	SDA2/SCL2
М	x	x	1	HPD3	CAB3	AUX3P/AUX3N	SDA3/SCL3
1	0	0	0	0	Hi-Z	Hi-Z	Hi-Z
1	1	0	0	HPD1	CAB1	AUX1P/AUX1N	SDA1/SCL1
1	x	1	x	HPD2	CAB2	AUX2P/AUX2N	SDA2/SCL2
1	x	0	1	HPD3	CAB3	AUX3P/AUX3N	SDA3/SCL3

Note: M= VDD/2 or open (with internal VDD/2)

PRI_SEL											
(Priority order)	HPD1	HPD2	HPD3	DOP	D1P	D2P	D3P	D0N	D1N	D2N	D3N
0	0	0	0	Hi-Z							
0	1	x	x	D0P1	D1P1	D2P1	D3P1	D0N1	D1N1	D2N1	D3N1
0	0	1	x	D0P2	D1P2	D2P2	D3P2	D0N2	D1N2	D2N2	D3N2
0	0	0	1	D0P3	D1P3	D2P3	D3P3	D0N3	D1N3	D2N3	D3P3
М	0	0	0	Hi-Z							
М	1	x	0	D0P1	D1P1	D2P1	D3P1	D0N1	D1N1	D2N1	D3N1
М	0	1	0	D0P2	D1P2	D2P2	D3P2	D0N2	D1N2	D2N2	D3N2
М	x	x	1	D0P3	D1P3	D2P3	D3P3	D0N3	D1N3	D2N3	D3P3
1	0	0	0	Hi-Z							
1	1	0	0	D0P1	D1P1	D2P1	D3P1	D0N1	D1N1	D2N1	D3N1
1	x	1	x	D0P2	D1P2	D2P2	D3P2	D0N2	D1N2	D2N2	D3N2
1	x	0	1	D0P3	D1P3	D2P3	D3P3	D0N3	D1N3	D2N3	D3P3

Note: M= VDD/2 or open (with internal VDD/2)

Note: For priority selection control, when PRI_SEL = 0, the order is port1/port2/port3; when PRI_SEL = 1, the order is port2/port3/port1; when PRI_SEL = M, the order is port3/port1/port2.





Maximum Ratings

(Above which useful life may be impaired. For user guidelines not tested.)

Storage Temperature65°C to +150°C	
Supply Voltage to Ground Potential0.5V to +4.6V	
High Speed Channel Input Voltage (DP Mode)0.5V to 2V	
High Speed Channel Input Voltage (HDMI Mode)2.4V to 3.6V	
DDC and HPD channels Input Voltage0.5V to 6V	
DC Output Current	
Power Dissipation	

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

Recommended Operation Conditions

 $V_{DD} = 3.3V \pm 10\%$, Min and Max apply for TA between -40°C to 85°C Typical values are referenced to TA = 25°C

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit	
V _{DD}	Operating Voltage		3.0	3.3	3.6	V	
I _{DD}	VDD supply current	V _{DD} =3.3V		1		mA	
	Supply current when OEB disable	V _{DD} =3.6V, OEB=high		0.7		A	
Istd	HDMI Mode	DP_HDMI=1		0.7		mA	
Ista	Supply current when OEB disable	V _{DD} =3.6V, OEB=high	10				
	DP Mode DP_HDMI=0		10		uA		

DC Electrical Characteristics for Switching over Operating Range

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
OEB, SEL1, SE	LO		· · · · · · · · · · · · · · · · · · ·			
I _{IH}	High level digital input current	V _{IH} =V _{DD}	-10		40	μΑ
I _{IL}	Low level digital input current	$V_{IL} = GND$	-10		10	μΑ
V _{IH}	High level digital input voltage		2.0			V
V _{IL}	Low level digital input voltage		0		0.8	V
DEMUX_MU	X					
I _{IH}	High level digital input current	V _{IH} =VDD	-10		40	μA
I _{IL}	Low level digital input current	V _{IL} = GND	-10		10	μΑ
V _{IH}	High level digital input voltage		2.7			V
V _{IL}	Low level digital input voltage		0		0.8	V
DP_HDMI			i			
R _{pd}	Inter Pull-down resistor on DP_HDMI			100		kΩ
V _{IH}	High level digital input voltage		0.7Vdd			V
V _{IL}	Low level digital input voltage		0		0.3Vdd	V





Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit	
HPD_SRC (wh	HPD_SRC (when HPD_SRC is output, HPD 1, 2, 3 are inputs)						
V _{IH}	High level digital input voltage	V _{DD} =3.3V	2.0			V	
V _{IL}	Low level digital input voltage	V _{DD} =3.3V	0		0.8	V	
V _{OL_HPD_SRC}	Buffer Output Low Voltage	$I_{OL} = 4 \text{ mA}$			0.4	V	
V _{OH_HPD_SRC}	Buffer Output Low Voltage	$I_{OH} = 4 \text{ mA}$	2.4			V	
HPD_Sink (wł	nen HPD_SRC is input, HPD 1, 2	, 3 are as sink outputs)					
V _{IH}	High level digital input voltage		2.0			V	
V _{IL}	Low level digital input voltage	$V_{DD}=3.3V$	0		0.8	V	
V _{OL_HPD_Sink}	Buffer Output Low Voltage	$I_{OL} = 4 \text{ mA}$			0.4	V	
V _{OH_HPD_Sink}	Buffer Output Low Voltage	$I_{OH} = 4 \text{ mA}$	2.4			V	
САВ							
I _{LK}	Input leakage current	Switch is off, Vin=5.5V	-50		50	uA	
C _{IO}	Input/Output capacitance when passive switch on			10		pF	
R _{ON}	Passive Switch resistance	$I_{O} = 3mA, V_{O} = 0.4V$		25	50	Ω	
V _{pass}	Switch Output voltage	V _I =3.3V, I _I =100uA	3.0	3.5	4.0	V	
CI(source)	Source side CAB capacitance	V mark mark 1V 100 KHz		3.5		pF	
CI(sink)	Sink side CAB capacitance when	V_{I} peak-peak = 1V, 100 KHz		6.5		pF	
SDA/SCL,SDA1	/SCL1, SDA2/SCL2 , SDA3/SCL3 (pa	assive switch)					
I _{LK}	Input leakage current	DDC switch is off, Vin=5.5V	-50		50	uA	
C _{IO}	Input/Output capacitance when passive switch on	V_{I} peak-peak = 1V, 100 KHz		10		pF	
R _{ON}	Passive Switch resistance	$I_{O} = 3mA, V_{O} = 0.4V$		25	50	Ω	
Vpass Switch Output voltage		V _I =5.0V, I _I =100uA	1.5	2.0	2.5	V	
Vpass	Switch Output voltage	V _{DD} =3.3V	1.5	2.0	2.3	v	
CI(source)	Source side DDC capacitance (passive switch off.)	V_I peak-peak = 1V, 100 KHz		2.5		pF	
CI(sink)	Sink side DDC capacitance (pas- sive switch off.)	V_I peak-peak = 1V, 100 KHz		9		pF	
AUXP, AUXN,	AUXnP/SCLn, AUXnN/SDAn						
I _{LK}	Input leakage current	DDC switch is off, Vin=5.5V	-50		50	uA	
C _{IO}	Input/Output capacitance when passive switch on	V _I peak-peak = 1V, 100 KHz		7		pF	
R _{ON}	Passive Switch resistance	$I_{O} = 3mA, V_{O} = 0.4V$		5	15	Ω	
V _{pass}	Switch Output voltage	V _I =5.5V, I _I =100uA V _{DD} =3.3V	3.0	4.0	4.5	V	
CI(source)	Source side capacitance (passive switch off.)	V _I peak-peak = 1V, 100 KHz		2.5		pF	

9

All trademarks are property of their respective owners.





Parameter	Description	Test Conditions	Min.	Тур.	Max.	Unit
CI(sink)	Sink side capacitance (passive switch off.)	V _I peak-peak = 1V, 100 KHz		3.5		pF
High Speed Cha	nnel (D[0:3]P/N – D[0:3]P1N1, D[0:	3]P/N – D[0:3]P2N2)				
V _{IK}	Clamp Diode Voltage (HS Chan- nel)	ⁿ⁻ $V_{DD} = Max., I_{IN} = -18mA$ -1.6		-1.6	-1.8	V
I _{IH}	Input HIGH Current	$V_{DD} = Max., V_{IN} = V_{DD}$	$DD = Max., V_{IN} = V_{DD}$		±10	A
I _{IL}	Input LOW Current	$V_{DD} = Max., V_{IN} = GND$			±10	μA
	On resistance between input to	$V_{INPUT,cm} = 0V \text{ to } 0.8V,$ $V_{INPUT, diff} < 1.0V_{p-p,diff},$ $V_{DD} = 3.0V, I_{INPUT} = 20mA$		8	12	Ohm
R _{ON_HS}	out- put for high speed signals	$V_{\text{INPUT,cm}} = 2.2 \text{V to } 3.1 \text{V},$ $V_{\text{INPUT, diff}} < 1.2 \text{Vp-p,diff},$ $V_{\text{DD}} = 3.0 \text{V}, I_{\text{INPUT}} = 20 \text{mA}$		8	12	Ohm
Input signal voltage	HDMI MUX mode	Channel on	2.4		3.3	V
range	HDMI MUX mode	Channel off	0		3.3	V

Note: High speed channel does not support Ioff when VDD=0

17-0002





Dynamic Electrical Characteristics

Parameter	Description	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
SCL, SDA cha	nnel, AUX channel, CAB channel (passive	switch)					
	Propagation delay from SCLn/SDAn to	$C_{\rm L} = 10 {\rm pF}$, in passive switch				5	
t _{pd} (DDC)						60	ns
Control and	Status Pins (HPDn, HPD_SRC)						
tpd(HPD)	Propagation delay (from HPDx to the active port of HPD_SRC, high to low)	$C_L = 10 \text{pF}, \text{ ma}$			10		ns
tsx(HPD)	Switch time (from port select to the latest HPD)	mode; auto mo timing	de refer to auto		5		us
V	Createlly on High Speed Channels	See Fig.1 for Measurement	f = 2.7 GHz		-26	-23	
X _{TALK}	Crosstalk on High Speed Channels Measurement Setup	f = 3.0 GHz		-24	-21	10	
0	See Fig. 2 for	f = 2.7 GHz		-21	-19	– dB	
O _{IRR}	OFF Isolation on High Speed Channels	Measurement Setup	f = 3.0 GHz		-21	-19	1
I _{LOSS}	Differential Insertion Loss on High speed channels	@5.4Gbps (see figure 3, Vcom = 0V)		-1.8	-1.6		dB
I _{LOSS}	Differential Insertion Loss on High Speed HDMI Channels	<pre>@6Gbps (see figure 3, Vcom = 3.0V)</pre>			-2.5		dB
R _{loss}	Differential Return Loss on High speed channels	l @ 2.7GHz (5.4Gbps)			-18	-15	dB
BW_Dx±	Bandwidth -3dB for Main High speed path (Dx±)	See figure 3		5.0	5.4		GHz
BW_Dx±	Bandwidth -3dB for Main high speed HDMI path (Dx±)	See figure 3		4.7	5.0		GHz
BW_AUX	Bandwidth -3dB for AUX	See figure 3		1.2	1.5		GHz
Tsw a-b	time it takes to switch from port A to port B	Manual selection				1	us
Tsw b-a	time it takes to switch from port B to port A	Manual selection				1	us
T _{startup}	Vdd valid to channel enable	Manual selection				10	us
T _{wakeup}	Enabling output by changing OEB from High to Low	Manual selection	on			10	us








Fig 1. Crosstalk Setup




Fig 2. Off-isolation setup





Fig 3. Differential Insertion Loss






HPD timing waveform (DEMUX mode)



All trademarks are property of their respective owners.












Port Selection by Manual Mode




Parameter	Test Conditions	Min.	Тур.*	Max.	Unit
HPD auto switching timing					
HPD pulse duration when treated as an IRQ -t1 (Figure 4)				2	ms
Propagation delay of HPDx Desertion -t2 (Figure 7)		1.2s	2s	3s	s
HPD_SRC low duration when the outputs are switched -t3(Figure 5, 6, 7, 8, 10);		0.6s	1s	1.5s	S
Propagation delay of HPDx assertion (Figure 8)					





Packaging Mechanical: ZL60



14-0044

Note: For latest package info, please check: http://www.pericom.com/support/packaging/packaging-mechanicals-and-thermal-characteristics/

Ordering Information

Ordering Code	Package Code	Package Description
PI3WVR31310AZLE	ZL	60-Pin, (TQFN) 5X9mm
PI3WVR31310AZLEX	ZL	60-Pin, (TQFN) 5X9mm, Tape & Reel

Notes:

• Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

• "E" denotes Pb-free and Green

• Adding an "X" at the end of the ordering code denotes tape and reel packaging





IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or

2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the

failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated

www.diodes.com