
## PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017

## GENERAL DESCRIPTION

The 85310I-21 is a low skew, high performance dual 1-to-5 Differential-to-2.5V/3.3VECL/LVPECL Fanout Buffer. The CLKx, nCLKxpairs can accept most standard differential input levels. The 85310I-21 is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the 85310I-21 ideal for those clock distribution applications demanding well defined performance and repeatability.


## **BLOCK DIAGRAM**



### **F**EATURES

- Two differential 2.5V/3.3V LVPECL / ECL bank outputs
- Two differential clock input pairs
- CLKx, nCLKx pairs can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Maximum output frequency: 700MHz
- Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nCLKx input
- Output skew: 25ps (typical)
- Part-to-part skew: 270ps (typical)
- Propagation delay: 1.7ns (typical)
- Additive phase jitter, RMS: <0.13ps (typical)
- LVPECL mode operating voltage supply range:  $V_{CC} = 2.375V$  to 3.8V,  $V_{EE} = 0V$
- ECL mode operating voltage supply range:
   V<sub>CC</sub> = 0V, V<sub>EE</sub> = -3.8V to -2.375V
- -40°C to 85°C ambient operating temperature
- · Lead-Free package fully RoHS complaint
- For replacement part use 8T39S11A

## PIN ASSIGNMENT



32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1	V <sub>cc</sub>	Power		Core supply pin.
2, 5	nc	Unused		No connect.
3	CLKA	Input	Pulldown	Non-inverting differential clock input.
4	nCLKA	Input	Pullup	Inverting differential clock input.
6	CLKB	Input	Pulldown	Non-inverting differential clock input.
7	nCLKB	Input	Pullup	Inverting differential clock input.
8	$V_{\sf EE}$	Power		Negative supply pin.
9, 16, 25, 32	V <sub>cco</sub>	Power		Output supply pins.
10, 11	nQB4, QB4	Output		Differential output pair. LVPECL interface levels.
12, 13	nQB3, QB3	Output		Differential output pair. LVPECL interface levels.
14, 15	nQB2, QB2	Output		Differential output pair. LVPECL interface levels.
17, 18	nQB1, QB1	Output		Differential output pair. LVPECL interface levels.
19, 20	nQB0, QB0	Output		Differential output pair. LVPECL interface levels.
21, 22	nQA4, QA4	Output		Differential output pair. LVPECL interface levels.
23, 24	nQA3, QA3	Output		Differential output pair. LVPECL interface levels.
26, 27	nQA2, QA2	Output		Differential output pair. LVPECL interface levels.
28, 29	nQA1, QA1	Output		Differential output pair. LVPECL interface levels.
30, 31	nQA0, QA0	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter Test Conditions M		Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

TABLE 3. CLOCK INPUT FUNCTION TABLE

In	puts	Out	tputs			
CLKA or CLKB nCLKA or nCLKB		QA0:QA4, QB0:QB4	nQA0:nQA4, nQB0:nQB4	Input to Output Mode	Polarity	
0	1	LOW	HIGH	Differential to Differential	Non Inverting	
1	0	HIGH	LOW	Differential to Differential	Non Inverting	
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting	
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting	
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting	
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting	

NOTE 1: Please refer to the Application Information, "Wiring the Differential Input to Accept Single Ended Levels".



#### **ABSOLUTE MAXIMUM RATINGS**

 $\begin{array}{ll} \mbox{Supply Voltage, V}_{\mbox{\tiny CC}} & 4.6 \mbox{V} \\ \mbox{Negative Supply Voltage, V}_{\mbox{\tiny EE}} & -4.6 \mbox{V} \end{array}$ 

Inputs,  $V_{_{I}}$  -0.5V to  $V_{_{CC}}$  + 0.5V

Outputs, I<sub>O</sub>

Continuous Current 50mA Surge Current 100mA

Operating Temperature Range, TA  $-40^{\circ}$ C to  $+85^{\circ}$ C Storage Temperature, T<sub>STG</sub>  $-65^{\circ}$ C to  $150^{\circ}$ C Package Thermal Impedance,  $\theta_{1A}$  47.9°C/W (0 Ifpm)

(Junction-to-Ambient)

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{cc} = V_{cco} = 2.375V$  to 3.8V, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		2.375	3.3	3.8	V
V <sub>cco</sub>	Output Supply Voltage		2.375	3.3	3.8	V
I <sub>EE</sub>	Power Supply Current				120	mA

Table 4B. Differential DC Characteristics,  $VV_{CC} = V_{CCO} = 2.375V$  to 3.8V, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLKA, CLKB	$V_{CC} = V_{IN} = 3.8V$			150	μΑ
I'IH		nCLKA, nCLKB	$V_{CC} = V_{IN} = 3.8V$			5	μΑ
[	Input Low Current	CLKA, CLKB	$V_{CC} = 3.8V, V_{IN} = 0V$	-5			μΑ
<b>'</b>  L		nCLKA, nCLKB	$V_{CC} = 3.8V, V_{IN} = 0V$	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			V <sub>EE</sub> + 0.5		V <sub>cc</sub> - 0.85	V

NOTE 1: Common mode voltage is defined as V<sub>IH</sub>.

NOTE 2: For single ended applications, the maximum input voltage for CLKA, nCLKA and CLKB, nCLKB is V<sub>cc</sub> + 0.3V.

Table 4C. LVPECL DC Characteristics,  $V_{CC} = V_{CCO} = 2.375V$  to 3.8V, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cco</sub> - 1.4		V <sub>cco</sub> - 0.9	V
$V_{OL}$	Output Low Voltage; NOTE 1		V <sub>cco</sub> - 2.0		V <sub>cco</sub> - 1.7	V
$V_{\text{SWING}}$	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $\mathrm{V}_{\mathrm{cco}}$  - 2V.



Table 5. AC Characteristics,  $V_{CC} = V_{CCO} = 2.375V$  to 3.8V, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				700	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 500MHz		1.7	2.2	ns
tsk(o)	Output Skew; NOTE 2, 4			25	50	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4			270	550	ps
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section			<0.13		ps
t <sub>R</sub>	Output Rise Time	20% to 80%	200		700	ps
t <sub>F</sub>	Output Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		47		53	%

All parameters measured at 500MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



## **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the

1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The

device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.




# PARAMETER MEASUREMENT INFORMATION







### 3.3V OUTPUT LOAD AC TEST CIRCUIT




## DIFFERENTIAL INPUT LEVEL




## PART-TO-PART SKEW



#### **OUTPUT SKEW**



#### **OUTPUT RISE/FALL TIME**



## PROPAGATION DELAY

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD




## **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF  $_{\simeq}$  V $_{\rm CC}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm CC}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



## **TERMINATION FOR 3.3V LVPECL OUTPUTS**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to




FIGURE 2A. LVPECL OUTPUT TERMINATION

drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 2A and 2B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2B. LVPECL OUTPUT TERMINATION



## **TERMINATION FOR 2.5V LVPECL OUTPUTS**

Figure 3A and Figure 3B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>CC</sub> - 2V. For V<sub>CC</sub> = 2.5V, the V<sub>CC</sub> - 2V is very close to

ground level. The R3 in Figure 3B can be eliminated and the termination is shown in *Figure 3C*.




FIGURE 3A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3C. 2.5V LVPECL TERMINATION EXAMPLE



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both Vswing and Voh must meet the VPP and VcmR input requirements. Figures 4A to 4E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 4A*, the input termination applies for LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 4A. CLK/nCLK INPUT DRIVEN BY LVHSTL DRIVER




FIGURE 4B. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 4E. CLK/nCLK INPUT DRIVEN BY
3.3V LVPECL DRIVER WITH AC COUPLE



## **POWER CONSIDERATIONS**

This section provides information on power dissipation and junction temperature for the 85310I-21. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 85310I-21 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.8V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.8V \* 120mA = 456mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 10 \* 30mW = 300mW

Total Power MAX (3.8V, with all outputs switching) = 456mW + 300mW = 756mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + TA

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ<sup>JA</sup> must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: 85°C + 0.756W \* 42.1°C/W = 116.8°C. This is below the limit of 125°C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 32-pin LQFP, Forced Convection

## $\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W


 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



#### 3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cco}$ - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} - 0.9V$$

$$(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} - 1.7V$$

$$(V_{CCO\_MAX} - V_{OL\_MAX}) = 1.7V$$

$$Pd\_H = [(V_{OH\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_{L} = [(V_{\text{OL\_MAX}} - (V_{\text{CCO\_MAX}} - 2V))/R_{L}] * (V_{\text{CCO\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - (V_{\text{CCO\_MAX}} - V_{\text{OL\_MAX}}))/R_{L}] * (V_{\text{CCO\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



# **RELIABILITY INFORMATION**

Table 7.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 32 Lead LQFP}$ 

# $\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

 O
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### **TRANSISTOR COUNT**

The transistor count for 85310I-21 is: 1216



## PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS					
OVMPOL	BBA				
SYMBOL	MINIMUM	NOMINAL	MAXIMUM		
N		32			
Α			1.60		
A1	0.05		0.15		
A2	1.35	1.40	1.45		
b	0.30	0.37	0.45		
С	0.09		0.20		
D		9.00 BASIC			
D1		7.00 BASIC			
D2		5.60 Ref.			
E		9.00 BASIC			
E1		7.00 BASIC			
E2		5.60 Ref.			
е		0.80 BASIC			
L	0.45	0.60	0.75		
θ	0°		7°		
ccc			0.10		

Reference Document: JEDEC Publication 95, MS-026



## Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85310AYI-21LN	ICS85310AI21N	32 lead "Lead Free Annealed" LQFP	Tray	-40°C to +85°C
85310AYI-21LNT	ICS85310Al21N	32 lead "Lead Free Annealed" LQFP	Tape and Reel	-40°C to +85°C



	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
Α		8	Added Termination for LVPECL Outputs.	5/30/02			
Α			Updated part number from ICS85310-21 to ICS85310I-21 throughout the data sheet to reflect operating temperature.	7/24/02			
А	Т9	13	Ordering Information Table - corrected Marking from ICS85310AYI-21 to IC-S85310AYI21.	7/25/02			
В	T4A	3 9	Power Supply table - increased max. value for $I_{\rm EE}$ to 120mA from 30mA max. Power Considerations have re-adjusted to the increased $I_{\rm EE}$ value.	10/23/02			
С	T2	2 3 7 8 13	Pin Characteristics table - changed CIN from 4pF max. to 4pF typical. Updated Absolute Maximum Rating. Added Termination for 2.5V LVPECL Outputs. Added Differential Clock Input Interface. Ordering Information table - added "Lead Free Annealed" marking.	4/14/04			
С	Т9	1 13	Added Lead-Free bullet in Features section. Ordering Information table - corrected "Lead Free" part/order number.	10/8/04			
D	T5 T9	1 4 5 14	Features Section - added Additive Phase Jitter bullet. AC Characteristics Table - added Additive Phase Jitter row. Added Additive Phase Jitter Section. Ordering Information Table - added Lead-Free Note.	6/30/05			
E	T4C	3 10 - 11	LVPECL DC Characteristics Table -corrected $V_{OH}$ max. from $V_{CCO}$ - 1.0V to $V_{CCO}$ - 0.9V; and $V_{SWING}$ max. from 0.85V to 1.0V. Power Considerations - corrected power dissipation to reflect $V_{OH}$ max in Table 4C.	4/11/07			
E	Т9	14 16	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/13/10			
E	Т9	14	Product Discontinuation Notice - Last time buy expires May 6, 2017. PDN CQ-16-01 Ordering Information - removed quantity from tape and reel. Deleted LF note below table. Updated headers and footers.	6/24/16			





Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com/go/sales Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/