











SLLS850D - JANUARY 2008-REVISED MARCH 2017

TRS3253E

TRS3253E RS-232 Transceiver With Split Supply Pin for Logic Side

Features

- V_I Pin for Compatibility With Mixed-Voltage Systems Down to 1.8 V on Logic Side
- Enhanced ESD Protection on RIN Inputs and **DOUT Outputs**
 - ±15-kV IEC 61000-4-2 Air-Gap Discharge
 - ±8-kV IEC 61000-4-2 Contact Discharge
 - ±15-kV Human Body Model
- Low 300-µA Supply Current
- Specified 1000-kbps Data Rate
- Auto Powerdown Plus Feature

Applications

- Hand-Held Equipment
- Cell Phones
- Battery-Powered Equipment
- **Data Cables**
- POS Equipment
- **HDMI Switch Matrix**
- **Debug Ports**

3 Description

The TRS3253E device is a three-driver and fivereceiver RS-232 interface device, with split supply pins for mixed-signal operations without needing an external voltage translator. All RS-232 inputs and outputs are protected to ±15 kV using the IEC 61000-4-2 Air-Gap Discharge method, ±8 kV using the IEC 61000-4-2 Contact Discharge method, and ±15 kV using the Human Body Model.

The charge pump requires only four capacitors for operation from a single 3.3-V or 5-V supply. The TRS3253E is capable of running at data rates up to 1000 kbps, while maintaining RS-232 compliant output levels.

The TRS3253E is available in a space-saving VQFN package (4-mm × 4-mm RSM).

Auto-powerdown-plus automatically powers down drivers to reduce power after 30 seconds of inactivity. In powerdown state supply current is 10 μA maximum.

Receiver input voltage status is available on INVALID logic output even when the device is in powerdown state.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TRS3253ERSM	VQFN (32)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Diagram






Table of Contents

1	Features 1	8 Detailed Description 13
2	Applications 1	8.1 Overview
3	Description 1	8.2 Functional Block Diagram
4	Revision History2	8.3 Feature Description
5	Pin Configuration and Functions	8.4 Device Functional Modes14
6	Specifications	9 Application and Implementation 15
U	6.1 Absolute Maximum Ratings	9.1 Application Information
	6.2 ESD Ratings	9.2 Typical Application
	6.3 Recommended Operating Conditions	10 Power Supply Recommendations 18
	6.4 Thermal Information	11 Layout 18
	6.5 Electrical Characteristics—Power	11.1 Layout Guidelines
	6.6 Electrical Characteristics—Driver	11.2 Layout Example
	6.7 Electrical Characteristics—Receiver	12 Device and Documentation Support 19
	6.8 Electrical Characteristics—Status	12.1 Receiving Notification of Documentation Updates 19
	6.9 Switching Characteristics—Driver	12.2 Community Resources
	6.10 Switching Characteristics—Receiver	12.3 Trademarks 19
	6.11 Switching Characteristics—Power and Status 8	12.4 Electrostatic Discharge Caution
	6.12 Typical Characteristics9	12.5 Glossary 19
7	Parameter Measurement Information 10	13 Mechanical, Packaging, and Orderable Information19

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (June 2015) to Revision D

Page

Changes from Revision B (December 2013) to Revision C

Page


Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical
Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section,
Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section.

Product Folder Links: TRS3253E

Copyright © 2008-2017, Texas Instruments Incorporated



5 Pin Configuration and Functions



Power pad can be connected to GND or floating. NC – No internal connection.

Pin Functions

PII	N		DECORPORTION		
NAME	NO.	I/O	DESCRIPTION		
C1+	29		Desitive terrainale of the voltage devider above any series		
C2+	1	T —	RS-232 driver outputs Auto-powerdown-plus control input Auto-powerdown-plus control input Ground Invalid output pin. Active low when all RIN inputs are unpowered No connect pins (do not connect to these pins)		
C1-	31				
C2-	2	T -	Negative terminals of the voltage-doubler charge-pump capacitors		
DIN1	4				
DIN2	5	- 1	Driver inputs		
DIN3	7				
DOUT1	25				
DOUT2	23	0	RS-232 driver outputs		
DOUT3	22				
FORCEOFF	28	- 1	Auto-powerdown-plus control input		
FORCEON	9	1	Auto-powerdown-plus control input		
GND	26	_	Ground		
INVALID	6	0	Invalid output pin. Active low when all RIN inputs are unpowered		
	8				
NC	16		No connect pine (do not connect to those pine)		
NC	24	T -	No connect pins (do not connect to these pins)		
	32				
RIN1	21				
RIN2	20				
RIN3	19	ı	RS-232 receiver inputs		
RIN4	18				
RIN5	17				



Pin Functions (continued)

PI	N	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
ROUT1	14		
ROUT2	13		
ROUT3	12	0	Receiver outputs. Swing between 0 and V _L
ROUT4	11		
ROUT5	10		
V _{CC}	27	_	3-V to 5.5-V supply voltage
V_L	15	_	Logic-level supply. All CMOS inputs and outputs are referenced to this supply
V+	30	0	5.5-V supply generated by the charge pump
V–	3	0	-5.5-V supply generated by the charge pump



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
	V _{CC} to GND		-0.3	6	
	V _L to GND		-0.3	$V_{CC} + 0.3$	
	V+ to GND		-0.3	7	V
	V- to GND		0.3	- 7	
	V+ + V- ⁽²⁾			13	
\/	longet voltage	DIN, FORCEOFF, and FORCEON to GND	-0.3	-0.3 V _{CC} + 0.3 -0.3 7 0.3 -7 13 -0.3 6 ±25 ±13.2 -0.3 V _L + 0.3 1747 150	V
VI	Input voltage	RIN to GND			\ \
\/	Output valtage	DOUT to GND		±13.2	V
V _O	Output voltage	ROUT to GND	-0.3	$V_{L} + 0.3$	\ \
	Continuous power dissipation	$T_A = 85^{\circ}C$, 32-pin RSM $(R_{\theta JA} = 37.2^{\circ}C/W)^{(3)}$		1747	mW
T _J	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability..

(2) V+ and V- can have maximum magnitudes of 7 V, but their absolute difference cannot exceed 13 V.

6.2 ESD Ratings

				VALUE	UNIT
	Electrostatic discharge Charged-specificat	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	All pins except 17 to 23 and 25	±2000	
		ANSI/ESDA/JEDEC JS-001	Pins 17 to 23 and 25	±15000	
$V_{(ESD)}$		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	All pins	±1500	V
		IEC61000-4-2, Contact discharge	Pins 17 to 23 and 25	±8000	
		IEC61000-4-2, Air-gap discharge	Pins 17 to 23 and 25	±15000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

				MIN	MAX	UNIT
V_{CC}	Supply voltage			3	5.5	V
V_{L}	Supply voltage			1.65	V _{CC}	V
		V _L = 3 V or 5.5 V	0	0.8		
	Input logic low	DIN, FORCEOFF, FORCEON	$V_{L} = 2.3 \text{ V}$	0	0.6	V
			$V_L = 1.65 \text{ V}$	0	0.5	
			$V_L = 5.5 \text{ V}$	2.4	V_{L}	
		DIN, FORCEOFF, FORCEON	V _L = 3 V	2	V _L	V
	Input logic high	DIN, FORGEOFF, FORGEON	$V_{L} = 2.7 \text{ V}$	1.4	V_{L}	
			$V_L = 1.95 \text{ V}$	1.25	V_{L}	
	Operating temperature	TRS3253EIRSMR	-40	85	°C	
	Receiver input voltage			-25	25	V

⁽³⁾ Maximum power dissipation is a function of $T_J(max)$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A) / R_{\theta JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



Thermal Information

		TRS3253E	
	THERMAL METRIC ⁽¹⁾	RSM (VQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	30.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.6	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	2.4	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

6.5 **Electrical Characteristics—Power**

over operating free-air temperature range, $V_{CC} = V_L = 3 \text{ V}$ to 5.5 V, C1–C4 = 0.1 μF (tested at 3.3 V \pm 10%), C1 = 0.047 μF , C2–C4 = 0.33 μ F (tested at 5 V \pm 10%) (unless otherwise noted)⁽¹⁾

	PARAI	METER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
I	Input leakage current	FORCEOFF, FORCEON			±0.01	±1	μΑ
	Supply current (T _A = 25°C)	Auto-powerdown plus disabled	No load, FORCEOFF and FORCEON at V _{CC}		0.5	1	mA
Icc		Powered off	No load, FORCEOFF at GND		1	10	
.00		Auto-powerdown plus active	No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	10	μΑ

⁽¹⁾ Testing supply conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.15 V; C1–C4 = 0.22 μ F at V_{CC} = 3.3 V ± 0.3 V; and C1 = 0.047 μ F and C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (See Figure 8)
(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

6.6 Electrical Characteristics—Driver

over operating free-air temperature range, V_{CC} = V_L = 3 V to 5.5 V, C1–C4 = 0.1 μF (tested at 3.3 V \pm 10%), C1 = 0.047 μF , C2-C4 = 0.33 μ F (tested at 5 V \pm 10%), $T_A = T_{MIN}$ to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{OH}	Output voltage swing	All driver outputs loaded with 3 k Ω to ground, V _{CC} = 3.1V to 5.5V	±5	±5.4		V
r _O	Output resistance	$V_{CC} = V + = V - = 0$, Driver output = $\pm 2 \text{ V}$	300	10M		Ω
Ios	Output short-circuit current	$V_{T_OUT} = 0$			±60	mA
	Output lookage ouwent	$V_{T_OUT} = \pm 12 \text{ V}, \overline{\text{FORCEOFF}} = \text{GND},$ $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$			±25	^
l _{OZ}	Output leakage current	$V_{T_OUT} = \pm 12 \text{ V}, \overline{\text{FORCEOFF}} = \text{GND},$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$				μΑ
	Driver input hysteresis				0.5	V
	Input leakage current	DIN, FORCEOFF, FORCEON		±0.01	±1	μΑ

⁽¹⁾ Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

Electrical Characteristics—Receiver

over operating free-air temperature range, $V_{CC} = V_L = 3 \text{ V}$ to 5.5 V, C1–C4 = 0.1 μF (tested at 3.3 V \pm 10%), C1 = 0.047 μF , C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), T_A = T_{MIN} to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
I _{off}	Output leakage current	ROUT, receivers disabled		±0.05	±10	μΑ
V_{OL}	Output voltage low	I _{OUT} = 1.6 mA			0.4	V
V_{OH}	Output voltage high	$I_{OUT} = -1 \text{ mA}$	$V_{L} - 0.6$	$V_{L} - 0.1$		V

Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$



Electrical Characteristics—Receiver (continued)

over operating free-air temperature range, $V_{CC} = V_L = 3 \text{ V}$ to 5.5 V, C1–C4 = 0.1 μF (tested at 3.3 V \pm 10%), C1 = 0.047 μF , C2–C4 = 0.33 μF (tested at 5 V \pm 10%), $T_A = T_{MIN}$ to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V	lanut throohold law	T 050C	$V_L = 5 V$	0.8	1.2		V
V _{IT}	Input threshold low	$T_A = 25^{\circ}C$	$V_{L} = 3.3 \text{ V}$	0.6	1.5		V
\/	ما من ما ما من من الما	T 0500	V _L = 5 V		1.8	2.4	M
V_{IT+}	Input threshold high	$T_A = 25^{\circ}C$	$V_{L} = 3.3 \text{ V}$		1.5	2.4	V
V _{hys}	Input hysteresis				0.5		V
	Input resistance	T _A = 25°C		3	5	7	kΩ

6.8 Electrical Characteristics—Status

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{IT+(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _L		2.7	V
V _{IT-(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, FORCEOFF = V _L	-2.7		V
V _{T(invalid)}	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND, FORCEOFF = V _L	-0.3	0.3	V
V _{OH}	INVALID high-level output voltage	I _{OH} = -1 mA, FORCEON = GND, FORCEOFF = V _L	$V_L - 0.6$		V
V _{OL}	INVALID low-level output voltage	I _{OL} = 1.6 mA, FORCEON = GND, FORCEOFF = V _L		0.4	V

6.9 Switching Characteristics—Driver

over operating free-air temperature range, $V_{CC} = V_L = 3 \text{ V}$ to 5.5 V, C1–C4 = 0.1 μF (tested at 3.3 V \pm 10%), C1 = 0.047 μF , C2–C4 = 0.33 μF (tested at 5 V \pm 10%), $T_A = T_{MIN}$ to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST CO	MIN	TYP ⁽¹⁾	MAX	UNIT	
	Maximum data rate	$R_L = 3 \text{ k}\Omega, C_L = 200 \text{ pF}, \text{ one}$	e driver switching	1000			kbps
	Time-to-exit powerdown	$ V_{T_{-}OUT} > 3.7 \text{ V}$		100		μS	
t _{PHL} - t _{PLH}	Driver skew ⁽²⁾			100		ns	
	Transition-region slew rate	$\begin{split} &V_{CC}=3.3 \text{ V}, \\ &T_{A}=25^{\circ}\text{C}, \\ &R_{L}=3 \text{ k}\Omega \text{ to 7 k}\Omega, \\ &\text{Measured from 3 V} \\ &\text{to } -3 \text{ V or } -3 \text{ V to 3 V} \end{split}$	C _L = 150 pF to 1000 pF	15		150	V/µs

⁽¹⁾ Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

6.10 Switching Characteristics—Receiver

over operating free-air temperature range, $V_{CC} = V_L = 3~V$ to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), $T_A = T_{MIN}$ to T_{MAX} (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{PHL}	Receiver propagation	Receiver input to receiver output, C _I = 150 pF		0.15		μS
t _{PLH}	delay	neceiver input to receiver output, CL = 150 pr		0.15		
t _{PHL} – t _{PLH}	Receiver skew			50		
t _{en}	Receiver output enable time	From FORCEOFF		200		ns
t _{dis}	Receiver output disable time	From FORCEOFF		200		

(1) Typical values are at $V_{CC} = V_L = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Submit Documentation Feedback

⁽²⁾ Driver skew is measured at the driver zero crosspoint.



6.11 Switching Characteristics—Power and Status

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 7)


	PARAMETER	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{valid}	Propagation delay time, low- to high-level output		0.1		
t _{invalid}	Propagation delay time, high- to low-level output		50		μS
t _{en}	Supply enable time		25		
t _{dis}	Receiver or driver edge to auto-powerdown plus	15	30	60	S

⁽¹⁾ All typical values are at $V_{CC} = V_L = 3.3 \text{ V}$ and $TA = 25^{\circ}C$.




6.12 Typical Characteristics

 $V_{CC} = 3.3 \text{ V}$




TEXAS INSTRUMENTS

7 Parameter Measurement Information




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 3. Driver Slew Rate



- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 4. Driver Pulse Skew




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.

Figure 5. Receiver Propagation Delay Times



Parameter Measurement Information (continued)




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_O = 50~\Omega$, 50% duty cycle, $t_r \le 10~ns$, $t_f \le 10~ns$.
- C. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- D. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 6. Receiver Enable and Disable Times



Parameter Measurement Information (continued)



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 5 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns




Figure 7. INVALID Propagation-Delay Times and Supply-Enabling Time



8 Detailed Description

8.1 Overview


The TRS3253E is a three-driver and five-receiver RS-232 interface device, with split-supply pins for mixed-signal operations. All RS-232 inputs and outputs are protected to ± 15 kV using the IEC 61000-4-2 Air-Gap Discharge method, ± 8 kV using the IEC 61000-4-2 Contact Discharge method, and ± 15 kV using the Human-Body Model. The charge pump requires only four small 0.1- μ F capacitors for operation from a 3.3-V supply. The TRS3253E is capable of running at data rates up to 1000 kbps, while maintaining RS-232-compliant output levels. The TRS3253E is available in a space-saving VQFN package (4-mm × 4-mm RSM).

The TRS3253E has a unique V_L pin that allows operation in mixed-logic voltage systems. Both driver input (DIN) and receiver output (ROUT) logic levels are pin programmable through the V_L pin. This eliminates the need for additional voltage level shifter while interfacing with low-voltage microcontroller or UARTs.

Auto-powerdown plus can be disabled when FORCEON and FORCEOFF are high. With auto-powerdown plus enabled, the device activates automatically when a valid signal change is applied to any receiver or driver input. After 30 seconds of inactivity the device will automatically power down to save power.

INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than –2.7 V, or has been between –0.3 V and 0.3 V for less than 30 μs. INVALID is low (invalid data) if all receiver input voltages are between –0.3 V and 0.3 V for more than 30 μs. Refer to Figure 7 for receiver input levels.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power

The power block increases, inverts, and regulates voltage at V+ and V- pins using a charge pump that requires four external capacitors. Logic voltage translation is controlled by voltage provided to V_L pin. Auto-powerdown-plus feature is controlled by FORCEON and FORCEOFF inputs. See Table 1 and Table 2.

When TRS3253E is unpowered, it can be safely connected to an active remote RS232 device.



Feature Description (continued)

8.3.2 RS232 Driver

Three drivers interface standard logic level to RS232 levels. All DIN inputs must be valid high or low.

8.3.3 RS232 Receiver

Five receivers interface RS232 levels to standard logic levels. An open input will result in a high output on ROUT. Each RIN input includes an internal standard RS232 load.

8.3.4 RS232 Status

The $\overline{\text{INVALID}}$ output goes low when all RIN inputs are unpowered for more than 30 μs . The $\overline{\text{INVALID}}$ output goes high when any receiver has a valid input. The $\overline{\text{INVALID}}$ output is active when V_L is powered irregardless of FORCEON and $\overline{\text{FORCEOFF}}$ inputs. See Table 3.

8.4 Device Functional Modes

Table 1. Each Driver⁽¹⁾

		INPUTS		OUTPUT	
DIN	FORCEON	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	DOUT	DRIVER STATUS
X	X	L	X	Z	Powered off
L	Н	Н	X	Н	Normal operation with
Н	Н	Н	X	L	auto-powerdown plus disabled
L	L	Н	<30 s	Н	Normal operation with
Н	L	Н	<30 s	L	auto-powerdown plus enabled
L	L	Н	>30 s	Z	Powered off by
Н	L	Н	>30 s	Z	auto-powerdown plus feature

⁽¹⁾ H = high level, L = low level, X = irrelevant, Z = high impedance.

Table 2. Each Receiver⁽¹⁾

	INPL	JTS	OUTPUT	
RIN	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	ROUT	RECEIVER STATUS
X	L	X	Z	Powered off
L	Н	<30 s	Н	Normal operation with
Н	Н	<30 s	L	auto-powerdown plus
Open	Н	<30 s	Н	disabled/enabled

⁽¹⁾ H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off.

Table 3. INVALID (1)

	INPUTS								
RIN1 – RIN5	FORCEON	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	INVALID					
Any L or H	Х	X	X	Н					
All Open	Х	X	X	L					

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information


This device can be used in any application where an RS232 line driver or receiver is required. One benefit of this device is its ESD protection, which helps protect other components on the board when the RS232 lines are tied to a physical connector.

9.2 Typical Application

ROUT and DIN connect to UART or general purpose <u>logic lines</u>. FORCEON and $\overline{\text{FORCEOFF}}$ may be connected general purpose logic lines or tied to ground or V_L . INVALID may be connected to a general purpose logic line or <u>left unconnected</u>. RIN and DOUT lines connect to a RS232 connector or cable. DIN, FORCEON, and FORCEOFF inputs must not be left unconnected. For proper operation, add capacitors as shown in Figure 8.

TEXAS INSTRUMENTS

Typical Application (continued)



 † C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum electrolytic capacitors are used, they should be connected as shown.

V _{CC} vs CAPACITOR VALUES										
V _{CC}	C1	C2, C3, and C4								
$\begin{array}{c} 3.3 \ \text{V} \pm 0.3 \ \text{V} \\ 5 \ \text{V} \pm 0.5 \ \text{V} \\ 3 \ \text{V} \ \text{to} \ 5.5 \ \text{V} \end{array}$	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF								

Figure 8. Typical Operating Circuit and Capacitor Values

9.2.1 Design Requirements

- Recommended V_{CC} is 3.3 V or 5 V. 3 V to 5.5 V is also possible
- Maximum recommended bit rate is 1000 kbps
- Use capacitors as shown in Figure 8

9.2.2 Detailed Design Procedure

- All DIN, FORCEOFF, and FORCEON inputs must be connected to valid low or high logic levels.
- Select capacitor values based on V_{CC} level for best performance.

9.2.3 Application Curve

Driver input as top waveform and driver output as bottom waveform.

- 3.3-V V_{CC}
- · 1000-kbit/s data rate



Typical Application (continued)

• 200-pF and $3-k\Omega$ Load




Figure 9. 1000-kbps Driver Timing Waveform

Copyright © 2008–2017, Texas Instruments Incorporated

Product Folder Links: TRS3253E



10 Power Supply Recommendations

V_{CC} must be between 3.3 and 5 V. Capacitors must be selected according to the table in Figure 8.

11 Layout

11.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times.

11.2 Layout Example




Figure 10. Layout Diagram

Product Folder Links: TRS3253E

Copyright © 2008-2017, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TRS3253EIRSMR	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	RS53EI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TRS3253E:



PACKAGE OPTION ADDENDUM

10-Dec-2020

● Enhanced Product: TRS3253E-EP

NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3253EIRSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TRS3253EIRSMR	VQFN	RSM	32	3000	356.0	356.0	35.0	

4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated