

### Click here to ask an associate for production status of specific part numbers. 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

### **General Description**

The MAX38904 is a  $1.7V{-}5.5V$  V<sub>IN</sub>, low-noise linear regulator that delivers up to 2A of output current with only  $5.1\mu V_{RMS}$  of output noise from 10Hz to 100kHz. The regulator maintains  $\pm 1\%$  output accuracy over a wide input voltage range, requiring only 100mV of input-to-output headroom at full load. The 1.3mA no-load supply current is independent of dropout voltage. The MAX38904A/B/C/D have a 70 $\Omega$  active discharge feature to quickly discharge output capacitors.

The output voltage on MAX38904B can be adjusted to a value in the range of 0.6V to 5.0V by using two external resistors. The MAX38904B also includes an active-high POK signal for trouble-free load startup.

The MAX38904A has nine pin-selectable output voltages 1.2V, 1.5V, 1.8V, 2.5V, 3.0V, 3.1V, 3.3V, 4.0V, and 5V.

The wafer-level package (WLP) versions of the MAX38904 are available as C and D variants. The MAX38904C uses external feedback resistors for adjusting the output voltage, while the MAX38904D has factory preset output voltages over the range of 0.7V to 5.0V in 50mV steps.

All versions include a programmable output soft-start rate, output overcurrent, and thermal overload protection.

The MAX38904A/B are offered in a 3mm x 3mm, 14-pin TDFN package, while the MAX38904C/D are available in 5 x 3 bump, 2.2mm x 1.37mm WLP, 0.4mm pitch.

### **Applications**

- Communication Systems, Test Equipment, Medical Equipment
- High-End Audio Systems
- High-Resolution Data Acquisition Systems

### **Benefits and Features**


- Delivers Flexible Operating Range
  - 1.7V to 5.5V Input Voltage Range
  - 0.6V to 5.0V Programmable Output Voltage
  - 2A Maximum Output Current
  - 100mV Maximum Dropout at 2A Load
  - < 1.5µA Shutdown Supply Current</li>
- Reduces Noise and Improves Accuracy
  - ±1% DC Accuracy Over Load, Line, and Temperature
  - 5.1µV<sub>RMS</sub> Output Noise, 10Hz to 100kHz
  - 1.3mA Quiescent Supply Current
  - > 70dB PSRR at 10kHz
- Enables Ease-of-Use and Robust Protection
  - Active Discharge of  $70\Omega$  at OUT
  - Stable with 8µF (Min) Output Capacitance
  - Programmable Soft-Start Rate
  - Overcurrent and Overtemperature Protection
  - Output-to-Input Reverse Current Protection
  - Power-OK Status Pin
- Reduces Size, Improves Reliability
  - 3mm x 3mm 14-pin TDFN Package and 2.2mm x 1.37mm, 5 x 3 Bump, 0.4mm Pitch WLP
  - -40°C to 125°C Operating Temperature

Ordering Information appears at end of data sheet.

© 2022 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

# 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

## Simplified Block Diagram



## 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

### **Absolute Maximum Ratings**

IN, OUT, SELA, SELB, EN, POK, OUTS, FB, GS to GND0.3V	Continuous Power Dissipation WLP (T <sub>A</sub> = +70°C, derate
to +6V	16.4mW/°C above +70°C.)
BYP0.3V to +2V	Operating Temperature Range40°C to +125°C
Output Short-Circuit Duration	Maximum Junction Temperature+150°C
Continuous Power Dissipation TDFN (T <sub>A</sub> = +70°C, derate	Storage Temperature Range65°C to +150°C
24.4mW/°C above +70°C.)	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Information**

### 14 TDFN

Package Code	T1433+2C
Outline Number	<u>21-0137</u>
Land Pattern Number	<u>90-0063</u>
THERMAL RESISTANCE, SINGLE-LAYER BOARD	
Junction to Ambient ( $\theta_{JA}$ )	54°C/W
Junction to Case $(\theta_{JC})$	8°C/W
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient ( $\theta_{JA}$ )	41°C/W
Junction to Case $(\theta_{JC})$	8°C/W

#### **WLP**

Package Code	N151B2+1
Outline Number	<u>21-100315</u>
Land Pattern Number	Refer to Application Note 1891
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ <sub>JA</sub> )	61.55°C/W
Junction to Case $(\theta_{JC})$	N/A

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/</u> <u>thermal-tutorial</u>.

## 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

### **Electrical Characteristics**

 $(V_{IN} = 3.6V, T_J = -40^{\circ}C$  to +125°C,  $C_{BYP} = 47nF$ ,  $C_{IN} = 22\mu F$ ,  $C_{OUT} = 22\mu F$ , Typical Operating Circuit, unless otherwise specified. (*Note 1*))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Voltage Range	VIN	Guaranteed by O	output Accuracy	1.7		5.5	V
Input Undervoltage Lockout	V <sub>UVLO</sub>	V <sub>IN</sub> rising, 100m	V <sub>IN</sub> rising, 100mV hysteresis		1.6	1.7	V
Output Voltage Range	V <sub>OUT</sub>	V <sub>IN</sub> > V <sub>OUT</sub> + 0.1	V	0.6		5.0	V
Output Capacitance	C <sub>OUT</sub>	For stability and p	proper operation	8	22		μF
		V <sub>EN</sub> = V <sub>IN</sub> = 3.6V	/, I <sub>OUT</sub> = 0mA		1300		
Supply Current	I <sub>IN</sub>	V <sub>EN</sub> = 0V	T <sub>A</sub> = +25°C		0.04	1.5	μA
		VEN - 0V	T <sub>A</sub> = 125°C		1.5		
FB Regulation Accuracy (MAX38904B/C Only)	ACC	I <sub>OUT</sub> from 0.1mA 0.3V to 5.5V, V <sub>IN</sub>	to 2A, V <sub>IN</sub> from V <sub>OUT</sub> + > 1.7V	0.594	0.6	0.606	V
OUT Regulation Accuracy (MAX38904A/ D Only)	ACC	I <sub>OUT</sub> from 0.1mA 0.3V to 5.5V, V <sub>IN</sub>	to 2A, V <sub>IN</sub> from V <sub>OUT</sub> + > 1.7V	-1		+1	%
Load Regulation		V <sub>IN</sub> = 2.8V, V <sub>OUT</sub> 0.1mA to 2A	$_{\rm T}$ = 2.5V, $I_{\rm OUT}$ from		0.032		%
Load Transient			eviation with a load 50mA to 2.0A to 50mA, L = 1µs		50		mVP-P
Line Regulation		V <sub>IN</sub> from 2.8V to I <sub>OUT</sub> = 800mA	V <sub>IN</sub> from 2.8V to 5.5V, V <sub>OUT</sub> = 2.5V, I <sub>OUT</sub> = 800mA		0.054		%/V
Line Transient		V <sub>IN</sub> = 4V to 5V to 4V, I <sub>OUT</sub> = 2A, t <sub>RISE</sub> = t <sub>FALL</sub> = 5µs			3		mVP-P
			V <sub>IN</sub> = 3.6V TDFN		47	100	
			V <sub>IN</sub> = 3.6V WLP		34	100	
Dropout Voltage		Laura = 20	V <sub>IN</sub> = 2.5V TDFN ( <u>Note 3</u> )		65	200	– mV
( <u>Note 2</u> )		I <sub>OUT</sub> = 2A	V <sub>IN</sub> = 2.5V WLP ( <u>Note 3</u> )		44	200	
			$V_{IN}$ = 1.7V TDFN		100	300	
			V <sub>IN</sub> = 1.7V WLP		73	300	
Active Discharge Resistance	R <sub>DIS</sub>	V <sub>EN</sub> = 0V			70		Ω
Current Limit		$V_{OUT}$ = 95% of Regulation, $V_{IN}$ = 3.6V, (For TDFN, $V_{IN}$ - $V_{OUT}$ = 0.5V. For WLP, $V_{IN}$ - $V_{OUT}$ = 0.4V.)		2.2	2.8	3.4	A
Output Noise		I <sub>OUT</sub> = 100mA, C <sub>BYP</sub> = 100nF	f = 10Hz to 100kHz		5.1		μVRMS
Power Supply Rejection Ratio	tion PSRR		f = 1kHz		70		
		$V_{IN} = V_{OUT} +$	f = 10kHz		70		dB
		400mV, I <sub>OUT</sub> = 1.6A	f = 100kHz		60		
			f = 1MHz		40		
BYP Capacitor Range	C <sub>BYP</sub>	Regulator Remai	n Stable	0.001		0.1	μF
BYP Soft-Start Current		From BYP to GN	D during startup		50		μA

## 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

### **Electrical Characteristics (continued)**

 $(V_{IN} = 3.6V, T_J = -40^{\circ}C \text{ to } +125^{\circ}C, C_{BYP} = 47nF, C_{IN} = 22\mu F, C_{OUT} = 22\mu F, Typical Operating Circuit, unless otherwise specified. ($ *Note 1*))

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
EN Input Threshold		V <sub>IN</sub> from 1.7V to	EN rising		0.8	1.2	V
		5.5V	EN falling	0.4	0.7		v
EN Input Leakage		V <sub>EN</sub> from 1.7V to	T <sub>A</sub> = +25°C	-1	+0.001	+1	
Current		5.5V	T <sub>A</sub> = +125°C		0.01		- μΑ
POK Threshold		V <sub>OUT</sub> when POK	V <sub>OUT</sub> rising	88	91	94	%
(MAX38904B Only)		switches	V <sub>OUT</sub> falling		88		70
POK Voltage, Low (MAX38904B Only)	V <sub>OL</sub>	I <sub>POK</sub> = 1mA			10	100	mV
POK Leakage Current			T <sub>A</sub> = +25°C	-0.1	+0.001	+0.1	
(MAX38904B Only)		$V_{POK} = 5.5V$ $T_A = +125^{\circ}C$			0.01		- μΑ
SELA/B Input		When shorted to G	ND or IN			500	Ω
Resistance (MAX38904A Only)	R <sub>INSELA/B</sub>	When Hi-Z		1			MΩ
SELA/B Input Capacitance (MAX38904A Only)	C <sub>INSELA/B</sub>	When Hi-Z				10	pF
IN Reverse-Current Threshold	I <sub>IN_REV</sub>	$V_{OUT}$ = 3.6V, when $V_{IN}$ falls to 0V			800		mA
Thermal Shutdown		T <sub>J</sub> when output	T <sub>J</sub> rising		165		°C
Threshold		turns on/off	T <sub>J</sub> falling		150		U

Note 1: Limits over the specified operating temperature and supply voltage range are guaranteed by design and characterization, and production tested at room temperature only.


Note 2: Dropout voltage is defined as  $(V_{IN} - V_{OUT})$  when  $V_{OUT}$  is 95% of its nominal value.

Note 3: Guaranteed by design and characterization.

## 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

### **Typical Operating Characteristics**


 $(MAX38904BATD+, V_{IN} = 3.6V, V_{OUT} = 2.5V, C_{BYP} = 47nF, C_{IN} = 22\muF, C_{OUT} = 22\muF, T_A = 25^{\circ}C, unless otherwise noted)$ 




# 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

## **Pin Configurations**

### MAX38904A




# 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP




### MAX38904B

# 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

### MAX38904C



### MAX38904D




# 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

## **Pin Description**

	PIN					FUNCTION	
MAX38904A	MAX38904B	MAX38904C	MAX38904D	NAME	FUNCTION		
1, 2, 3, 4	1, 2, 3, 4	A1, A2, A3, A4	A1, A2, A3, A4	IN	Regulator Supply Input. Connect to a voltage between 1.7V and 5.5V and bypass with a $22\mu F$ capacitor from IN to GND.		
5	5	B1, B2, B3, B4	B1, B2, B3, B4	GND	Regulator Ground. Bring IN and OUT bypass capacitor GND connections to this pin for best performance.		
6	6	A5	A5	EN	Enable Input. Connect this pin to a logic signal to enable ( $V_{EN}$ high) or disable ( $V_{EN}$ low) the regulator output. Connect to IN to keep the output enable whenever a valid supply voltage is present. When EN is pulled low or disabled, output is shorted to GND through a 70 $\Omega$ active discharge circuit.		
7	-	-	-	SELA	Output Select Input. Connect to GND, IN, or Hi-Z to select one of three states. The state of the SELA and SELB pins are read when the device is enabled and used to select one of nine output voltages.		
-	7	-	-	GS	Ground Sense. Connect GS to GND.		
8	-	-	-	SELB	Output Select Input. Connect to GND, IN, or Hi-Z to select one of three states. The state of the SELA and SELB pins are read when the device is enabled and used to select one of nine output voltages.		
-	8	-	-	РОК	Active-High Power-OK Output. Connect a pullup resistor from this pin to a supply to create a reset signal that goes high after the regulator output has reached its regulation voltage.		
9	-	-	В5	OUTS	Output Voltage Sense Input. Connect to the load at a point where accurate regulation is required to eliminate resistive metal drops.		
-	9	В5	-	FB	Feedback Divider Input. Connect a resistor divider string from OUT to GND with the midpoint tied to this pin to set the output voltage. In the <u>Typical Application Circuits</u> , $V_{OUT} = 0.6V \times (1 + R2/R1)$ .		
10	10	C5	C5	BYP	Bypass Capacitor Input. Connect a $0.001\mu$ F to $0.1\mu$ F capacitor between OUT and BYP to reduce output noise and set the regulator soft-start rate.		
11, 12, 13, 14	11, 12, 13, 14	C1, C2, C3, C4	C1, C2, C3, C4	OUT	Regulator Output. Sources up to 2A at the output regulation voltage. Bypass with a $22\mu$ F ( $8\mu$ F minimum, including voltage derating) low ESR (< 0.03 $\Omega$ ) capacitor to GND.		
EP	EP	—	_	EP	Exposed Pad (TDFN Only). Connect the exposed pad to a ground plane with low thermal resistance to ambient to provide best heat sinking.		

# 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

## **Simplified Functional Diagram**



## 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

### **Detailed Description**

The MAX38904 is a high-performance PMOS linear regulator that is optimized for low noise, high input supply rejection, low dropout voltage, and small solution size. It can deliver up to a maximum load current of 2A while maintaining a low dropout voltage of 47mV. An enable input allows the regulator to be powered up and down, while an internal soft-start circuit controls the in-rush current at the input. SELA and SELB inputs are provided on A version for selecting one of nine output voltages and a power-OK output is provided on the B version for system power-up sequencing.

### Enable (EN)

The MAX38904 includes an enable pin (EN). Pull EN low to shut down the output, or drive EN high to enable the output. If a separate shutdown signal is not available, connect EN to IN. When EN is pulled low or disabled, output is shorted to GND through a  $70\Omega$  active discharge circuit.

### Bypass (BYP)

The capacitor connected from BYP to OUT filters noise at the reference, feedback resistors and regulator input stage. It provides a high speed feedback path for improved transient response. A 10nF capacitor rolls off noise at around 32Hz. The slew rate of the output voltage during startup is also determined by the BYP capacitor. A 10nF capacitor sets the slew rate to 5V/ms. This startup rate results in a 110mA slew current drawn from the input at startup to charge  $22\mu$ F output capacitance. The BYP capacitor value can be adjusted from 1nF to 100nF to change the startup slew rate according to the following formula:

StartupSlewRate = 
$$\frac{5V}{ms} \times \frac{10nF}{C_{BYP}}$$

where  $C_{BYP}$  is in nF.

Note that this slew rate applies only at startup. Recovery from a short-circuit will occur at a slew rate approximately 500 times slower. Also, note that being a low-frequency filter node, BYP is sensitive to leakage. BYP leakage currents above 10nA cause measurable inaccuracy at the output and should be avoided.

### **Protection Features**

The MAX38904 is fully protected from an output short-circuit by a current limiting and thermal overload circuit. If the output is shorted to GND, the output current is limited to 2.8A (typ). Under these conditions, the device quickly heats up. When the junction temperature reaches 165°C, a thermal limit circuit shuts the output device off. Once the device cools to 150°C, the output turns back on in an attempt to reestablish regulation. If the fault persists, the output current cycles on and off as the junction temperature slews between 150°C and 165°C. The MAX38904 is also protected against reverse current when the output voltage is higher than the input. In the event that extra output capacitance is used at the output, a power down transient at the input would normally cause a large reverse-current through a conventional regulator. The MAX38904 includes a reverse-voltage detector that trips when IN drops 10mV below OUT shutting off the regulator and opening the PMOS body diode connection preventing any reverse current.

### Active Discharge

When EN is pulled low, the MAX38904A/B/C/D connect a  $70\Omega$  resistor from OUT to GND in order to discharge the output capacitors. This feature reduces time required to discharge the output capacitor, which simplifies system power sequencing.

### Output Voltage Configuration (MAX38904A)

The MAX38904A has two configuration pins, SELA and SELB, that are read during power-up to determine the output regulation voltage.

### Table 1. MAX38904A Output Configuration Table

V <sub>OUT</sub> (V)	SELA	SELB
1.2	Hi-Z	IN
1.5	IN	Hi-Z

## 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

Table 1. MAX38904A C	<b>Output Configuration</b>	Table (continued)
----------------------	-----------------------------	-------------------

V <sub>OUT</sub> (V)	SELA	SELB
1.8	Hi-Z	GND
2.5	Hi-Z	Hi-Z
3.0	GND	GND
3.1	GND	IN
3.3	GND	Hi-Z
4.0	IN	GND
5.0	IN	IN

### Output Voltage Configuration (MAX38904B/C)

The MAX38904B and MAX38904C use external feedback resistors to set the output regulation voltage as shown in the Typical Operating Circuit. The output voltage can be set form 0.6V to 5.0V. Set the lower feedback resistor R1 to  $300k\Omega$  or less to minimize FB input bias current error. Then, calculate the value of the upper feedback resistor R2 as follows:

$$R2 = R1 \times (\frac{V_{OUT}}{V_{FB}} - 1)$$

where V<sub>FB</sub> is the feedback regulation voltage of 0.6V. To set the output to 2.4V, for example, R2 should be:

$$R2 = 300k\Omega \times (\frac{24V}{0.6V} - 1) = 900k\Omega$$

### Output Voltage Configuration (MAX38904D)

The MAX38904D output voltage comes preprogrammed from the factory. Any output voltage between 0.7V and 5.0V in 50mV steps can be factory programmed and special ordered. See the <u>Ordering Information</u> table for available output voltages. Contact an Analog Devices representative to order preprogrammed parts.

### Power-OK (MAX38904B)

The MAX38904B includes an additional open-drain output, POK, that goes high to indicate the output voltage is in regulation. Connect a pullup resistor from this pin to an external supply. During startup, POK stays low until the output voltage rises to 91% (typ) of its regulation level. If an overload event occurs at the output, or the output is shutdown, POK goes low.

### Input Capacitor

A 22µF ceramic capacitor is recommended for the input. Select a capacitor that does not degrade significantly over temperature and DC bias. Capacitors with X5R or X7R temperature characteristics generally perform well.

### **Output Capacitor**


A minimum of 8µF capacitance is required at OUT to ensure stable operation. Select a ceramic capacitor that maintains its capacitance (8µF minimum) over temperature and DC bias. Capacitors with X5R or X7R temperature characteristics generally perform well.

### **Thermal Considerations**

The MAX38904 is packaged in a 14-pin 3mm x 3mm TDFN package with an exposed paddle. The exposed paddle is the main thermal path for heat to escape the IC, and therefore, must be connected to a ground plane with thermal vias to allow heat to dissipate from the device. Thermal properties of the package are given in the <u>Package Information</u> section.

# 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

## **Typical Application Circuits**



# 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

### **Ordering Information**

PART NUMBER	TEMP RANGE	PIN-PACKAGE	FEATURES
MAX38904AATD+	-40°C to +125°C	14-pin, 3mm x 3mm, TDFN	Pin-Selectable Output Voltage, Enable
MAX38904BATD+	-40°C to +125°C	14-pin, 3mm x 3mm, TDFN	External Resistor Feedback, POK Output with Delay, Enable
MAX38904CANL+	-40°C to +125°C	15-bump, 5 x 3, 0.4mm pitch, WLP	External Resistor Feedback, Enable
MAX38904DANL*	-40°C to +125°C	15-bump, 5 x 3, 0.4mm pitch, WLP	Factory Programmed from 0.7V to 5V in 50mV Steps
MAX38904DANL15+	-40°C to +125°C	15-bump, 5 x 3, 0.4mm pitch, WLP	Factory Programmed to 1.5V, Enable
MAX38904DANL50+T	-40°C to +125°C	15-bump, 5 x 3, 0.4mm pitch, WLP	Factory Programmed to 5.0V, Enable
MAX38904DANL37+T	-40°C to +125°C	15-bump, 5 x 3, 0.4mm pitch, WLP	Factory Programmed to 3.7V, Enable

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

\*Contact Analog Devices representative for factory preprogrammed output voltages.

# 1.7V to 5.5V<sub>IN</sub>, 2A Low-Noise LDO Linear Regulators in TDFN and WLP

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	
0	11/18	Initial release	_
1	12/18	Updated title of data sheet and Ordering Information	1–16
2	3/19	Updated Table 2 and Ordering Information	14, 16
3	5/19	Updated Electrical Characteristics and Typical Operating Characteristics	4, 6
4	1/20	Updated Electrical Characteristics	4
5	4/20	Corrected Functional Diagram	10
6	5/21	Updated Detailed Description and Ordering Information	13, 15
7	2/22	Updated General Description section, Benefits and Features section, Electrical Characteristics table, Pin Description Table, Simplified Functional Block Diagram, Enable (EN) section, and added Active Discharge section in Detailed Description	1, 4, 10–12
8	6/22	Updated Ordering Information table	15



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.