
### **General Description**

Maxim's ICL7650/ICL7653 are chopper-stabilized amplifiers, ideal for low-level signal processing applications. Featuring high performance and versatility, these devices combine low input offset voltage, low input bias current, wide bandwidth, and exceptionally low drift over time and temperature. Low offset is achieved through a nulling scheme that provides continuous error correction. A nulling amplifier alternately nulls itself and the main amplifier. The result is an input offset voltage that is held to a minimum over the entire operating temperature range.

The ICL7650B/ICL7653B are exact replacements for Intersil's ICL7650B/ICL7653B. These devices have a 10 $\mu$ V max offset voltage, a 0.1 $\mu$ V/°C max input offset voltage temperature coefficient, and a 20pA max bias current—all specified over the commercial temperature range.

A 14-pin version is available that can be used with either an internal or external clock. The 14-pin version has an output voltage clamp circuit to minimize overload recovery time.

Condition Amplifier Precision Amplifier Instrumentation Amplifier Thermocouples Thermistors Strain Gauges



## Typical Operating Circuit

### \_Features

- ICL7650/53 are Improved Second Sources to ICL7650B/53B
- Lower Supply Current: 2mA
- Low Offset Voltage: 1µV
- No Offset Voltage Trimming Needed
- ♦ High-Gain CMRR and PSRR: 120dB min
- Lower Offset Drift with Time and Temperature
- Extended Common-Mode Voltage Range
- Low DC Input Bias Current: 10pA
- Monolithic, Low-Power CMOS Design

### Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
ICL7650CSA	0°C to +70°C	8 SO
ICL7650CSD	0°C to +70°C	14 SO
ICL7650CPA	0°C to +70°C	8 Plastic DIP
ICL7650CPD	0°C to +70°C	14 Plastic DIP
ICL7650CTV	0°C to +70°C	8 TO-99
ICL7650C/D	0°C to +70°C	Dice
ICL7650IJA	-20°C to +85°C	8 CERDIP
ICL7650IJD	-20°C to +85°C	14 CERDIP
ICL7650MTV	-55°C to +125°C	8 CERDIP
ICL7650MJD	-55°C to +125°C	14 CERDIP
ICL7650BCSA	0°C to +70°C	8 SO
ICL7650BCSD	0°C to +70°C	14 SO
ICL7650BCPA	0°C to +70°C	8 Plastic DIP
ICL7650BCPD	0°C to +70°C	14 Plastic DIP
ICL7650BCTV	0°C to +70°C	8 TO-99
ICL7650BC/D	0°C to +70°C	Dice
ICL7653CSA	0°C to +70°C	8 SO
ICL7653CPA	0°C to +70°C	8 Plastic DIP
ICL7653CTV	0°C to +70°C	8 TO-99
ICL7653IJA	-20°C to +85°C	8 CERDIP
ICL7653MTV	-55°C to +125°C	8 CERDIP
ICL7653BCSA	0°C to +70°C	8 SO
ICL7653BCPA	0°C to +70°C	8 Plastic DIP
ICL7653BCTV	0°C to +70°C	8 TO-99

Pin Configurations appear at end of data sheet.

# CL7650/ICL7650B/ICL7653/ICL7653B

### 

Maxim Integrated Products 1

*For free samples and the latest literature, visit www.maxim-ic.com or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.* 

### **ABSOLUTE MAXIMUM RATINGS**

Total Supply Voltage (V+ to V-)
Voltage on Oscillator Control Pins
(except EXT/CLOCK IN)V+ to V-
Voltage on EXT/CLOCK IN(V+ + 0.3V) to (V+ - 6.0V)
Duration of Output Short CircuitIndefinite
Current into Any Pin10mA
Current into Any Pin while Operating (Note 1)100µA
Continuous Total Power Dissipation ( $T_A = +70^{\circ}C$ )
8-Pin SO (derate 5.88mW/°C above +70°C)471mW
8-Pin PDIP (derate 6.9mW/°C above +70°C)552mW
8-Pin CERDIP (derate 8.0mW/°C above +70°C)640mW

8-Pin TO-99 (derate 6.7mW	/°C above +70°C)533mW
14-Pin SO (derate 8.3mW/°	C above +70°C)667mW
14-Pin PDIP (derate 10.0m)	N/°C above +70°C)800mW
14-Pin CERDIP (derate 9.1r	mW/°C above +70°C)727mW
Operating Temperature Range	S
ICL765_C/ICL755_BC	0°C to +70°C
ICL765_I/ICL755_BI	20°C to +85°C
ICL765_M/ICL755_BM	55°C to +125°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
	10s)+300°C

**Note 1:** Maxim recommends limiting the input current to 100µA to avoid latchup problems. A value of 1mA is typically safe; however, this is not guaranteed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ELECTRICAL CHARACTERISTICS—ICL7650B/ICL7653B

(Circuit of Figure 1, V+ = +5V, V- = -5V,  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS	
Input Offset Voltage	V <sub>OS</sub>	$T_A = +25^{\circ}C$			±0.7	±5		
		-55°C < T <sub>A</sub> < +85°C			±10		μV	
		-55°C < T <sub>A</sub> < +125°C				5.0		
Average Temperature Coefficient	ΔVos	$T_A = +25^{\circ}C$			50		– µV/°C	
of Input Offset Voltage	ΔT	-20°C < T <sub>A</sub> < +85°C			0.01	0.05	μν/ Ο	
			$T_A = +25^{\circ}C$		1.5	10		
Input Bias Current	IBIAS	Doubles every 10°	$0^{\circ}C < T_{A} < +70^{\circ}C$		35		рА	
			-20°C < TA < +85°C		100			
Input Offset Current (Note 2)	IOS	$T_A = +25^{\circ}C$			0.5		рА	
Input Resistance	RIN				10 <sup>12</sup>		Ω	
Large-Signal Voltage Gain	Avol	$R_L = 10k\Omega$		1 • 10 <sup>5</sup>	5 • 10 <sup>8</sup>		V/V	
Output Voltage Swing (Note 3)	Vout			±4.85		v		
Oulput Voltage Swing (Note S)	V001	$R_L = 100 k\Omega$			±4.95		V	
Common-Mode Voltage Range	CMVR			-5.0	-5.2 to +2.0	1.6	V	
Common-Mode Rejection Ratio	CMRR	CMVR = -5V to + 1.6V		120	130		dB	
Power-Supply Rejection Ratio	PSRR	V+ to V- = $\pm 3V$ to $\pm 8V$		120	130		dB	
Input Noise Voltage	e <sub>np-p</sub>	$R_{S} = 100\Omega$ , f = 0 to 10	Hz		2		μVр-р	
Input Noise Current	In	f = 10Hz			0.01		pA/√Hz	
Unity-Gain Bandwidth	GBW				2.0		MHz	
Slew Rate	SR	$C_L = 50 pF, R_L = 10 k\Omega$			2.5		V/µs	
Rise Time	tr				0.2		μs	
Overshoot					20		%	
Operating Supply Range	V+ to V-			4.5		16	V	
Supply Current	ISUPP	No load			2.0	3.5	mA	



### ELECTRICAL CHARACTERISTICS—ICL7650B/ICL7653B (continued)

(Circuit of Figure 1, V+ = +5V, V- = -5V,  $T_A$  = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Internal Chopping Frequency	fch	Pins 12–14 open (DIP)	120	200	375	Hz
Clamp On Current (Note 4)		$R_L = 100 k\Omega$	25	70	200	μA
Clamp Off Current (Note 4)		$-4.0V < V_{OUT} < +4.0V$		1		рА
Offset Voltage vs. Time		No load		100		nV/ √month

Note 2: I<sub>OS</sub> = 2 · I<sub>BIAS</sub>

Note 3: OUTPUT and CLAMP pins not connected.

**Note 4:** See *Output Clamp* section for details.

### ELECTRICAL CHARACTERISTICS—ICL7650/ICL7653

(Circuit of Figure 1, V+ = +5V, V- = -5V, T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 5)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS	
	Vos	T 05°C	ICL765_		±0.7	±5.0	μν	
		$T_A = +25^{\circ}C$	ICL765_B		±1.0	±10		
Input Offset Voltage		ICL765_ (Note 6)	$0^{\circ}C \le T_A \le +70^{\circ}C$		±1.0	±10		
			$-20^{\circ}C \le T_A \le +85^{\circ}C$		±1.0	±10		
			$-55^{\circ}C \le T_A \le +125^{\circ}C$		±10	±50		
		ICL765_B, $0^{\circ}C \le T_A \le +70^{\circ}C$			0.01	0.05		
	A) /		$0^{\circ}C \le T_A \le +70^{\circ}C$		0.01	0.1	μV/°C	
Average Temperature Coefficient of Input Offset Voltage (Note 6)	$\frac{\Delta V_{OS}}{\Delta T}$	ICL765_	$-20^{\circ}C \le T_A \le +85^{\circ}C$		0.01	0.05		
of input officer voltage (Note 0)			-55°C ≤ T <sub>A</sub> ≤ +85°C		0.01	0.05		
			$+85^{\circ}C \le T_A \le +125^{\circ}C$		0.25	1.5		
	IB	T <sub>A</sub> = +25°C	ICL765_		4	10	рА	
			ICL765_B		12	20		
Input Bias Current		ICL765_	$0^{\circ}C \le T_A \le +70^{\circ}C$		20	100		
			$-20^{\circ}C \le T_A \le +85^{\circ}C$		50	200		
			$-55^{\circ}C \le T_A \le +125^{\circ}C$		0.3	10		
Input Resistance	R <sub>IN</sub>				10 <sup>12</sup>		Ω	
	Avol	$R_L = 10k\Omega$ , $T_A = +25^{\circ}C$		1 • 10 <sup>8</sup>	5•10 <sup>8</sup>			
Largo Signal Voltago Gain		$0^{\circ}C \le T_A \le +70^{\circ}C$		0.5 • 10 <sup>8</sup>			V/V	
Large-Signal Voltage Gain		$-20^{\circ}C \le T_A \le +85^{\circ}C$		0.5 • 10 <sup>8</sup>		V/V		
		$-55^{\circ}C \le T_{A} \le +125^{\circ}C$		0.2 • 10 <sup>8</sup>			1	
Output Voltage Swing (Note 2)	Vout	$R_L = 10k\Omega$		±4.7	±4.85		V	
Output Voltage Swing (Note 3)		$R_L = 100 k\Omega$			±4.95		v	
Common-Mode Voltage Range	CMVR	$0^{\circ}C \le T_A \le +70^{\circ}C$		-5.0 -	5.2 to +3.0	2.5		
		$-20^{\circ}C \le T_A \le +85^{\circ}C$		-5.0 -	5.2 to +3.0	2.5	V	
		$-55^{\circ}C \le T_A \le +125^{\circ}C$		-4.5 -	4.0 to +3.0	2.5		

### ELECTRICAL CHARACTERISTICS—ICL7650/ICL7653 (continued)

(Circuit of Figure 1, V + = +5V, V - = -5V,  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Common-Mode Rejection Ratio	CMRR	CMVR = -5V  to  +2.5V	120	130		dB
Power-Supply Rejection Ratio	PSRR	V+ to V- = $\pm 3V$ to $\pm 8V$	120	130		dB
Input Noise Voltage	enp-p	$R_{S} = 100\Omega$ , f = 0 to 10Hz		2		µVр-р
Input Noise Current	In	f = 10Hz		0.01		pA/√Hz
Unity-Gain Bandwidth	GBW			2.0		MHz
Slew Rate	SR	$C_L = 50 pF, R_L = 10 k\Omega$		2.5		V/µs
Rise Time	tr			0.2		μs
Overshoot				20		%
Operating Supply Range	V+ to V-		4.5		16	V
Supply Current	ISUPP	No load		1.2	2.0	mA
Internal Chopping Frequency	fclkout	Pins 13 and 14 open (DIP)	120	200	375	Hz
Clamp On Current (Note 4)		$R_{L} = 100 k\Omega$	25	70	200	μA
Clamp Off Current (Note 4)		$-4.0 \le V_{OUT} \le +4.0V$		1		рА
Offset Voltage vs. Time				100		nV/ √month

Note 3: OUTPUT and CLAMP pins not connected.


Note 4: See Output Clamp section for details.


Note 5: All pins are designed to withstand electrostatic discharge (ESD) levels in excess of 2000V (MIL STD 8838 Method 3015.1 test circuit).

Note 6: Sample tested. Limits are not used to calculate outgoing quality level.

### **Typical Operating Characteristics**

(Circuit of Figure 1, V + = +5V, V - = -5V,  $T_A = +25^{\circ}C$ , unless otherwise noted.)





ICL7650/ICL7650B/ICL7653/ICL7653




Figure 1. ICL7650 Test Circuit

### **Detailed Description**

Figure 2 shows the major elements of the ICL7650/ ICL7653. Two amplifiers are illustrated, the main amplifier and the nulling amplifier, both of which have offsetnull capability. The main amplifier is connected full time from the input to the output. The nulling amplifier, under control of the chopper-frequency oscillator and clock circuit, alternately nulls itself and the main amplifier. This nulling arrangement, which is independent of the output level, operates over the full power-supply and commonmode ranges. The ICL7650/ICL7653 exhibit an exceptionally high CMRR, PSRR, and AvoL. Their nulling connections, which are MOSFET back gates, have inherently high impedance. Two external capacitors provide storage for the nulling potentials and the necessary nulling-loop time constants.

The ICL7650/ICL7653 minimize chopper-frequency charge injection at the input terminals by carefully balancing the input switches. Feed-forward injection into the compensation capacitor, the main cause of output spikes in this type of circuit, is also minimized.

### **Output Clamp (ICL7650 Only)**

The output clamp reduces the overload recovery time inherent with chopper-stabilized amplifiers. When tied to the summing junction or inverting input pin, a current path between this point and the output occurs just before the output device saturates. This prevents uncontrolled input differential and the consequent charge build-up on the correction-storage capacitors, while causing only a slight reduction in the output swing.




Figure 2. Block Diagram

### Intermodulation

Intermodulation effects can cause problems in older chopper-stabilized amplifier modules. Intermodulation occurs since the amplifier has a finite AC gain, and therefore will have a small AC signal at the input. In a chopper-stabilized module, this small AC signal is detected, chopped, and fed into the offset-correction circuit. This results in spurious outputs at the sum and difference frequencies of the chopping and input signal frequencies. Other intermodulation effects in chopperstabilized modules include gain and phase anomalies near the chopping frequency.

These effects are substantially reduced in the ICL7650/ICL7653, which add to the nulling circuit a dynamic current that compensates for the AC signal on the inputs. Unlike modules, the ICL7650/ICL7653 can precisely compensate for the finite AC gain, since both the AC gain rolloff and the intermodulation compensation current are controlled by internal matched capacitors.



### **Nulling Capacitor Connection**

Separate pins are provided for  $C_{RETN}$  and CLAMP in the ICL7650. If you do not need the clamp feature, order the ICL7653; this device only offers the  $C_{RETN}$  pin and will produce slightly lower noise and improved AC common-mode rejection. If you need to use the clamp feature, order the ICL7650 and connect the external capacitors to V-. To prevent load-current IR drops and other extraneous signals from being injected into the capacitors, use a separate PC board trace to connect the capacitor commons directly to the V- pin. The outside foil of the capacitors should be connected to the low-impedance side of the null storage circuit, V- or CRETN. This will act as an ESD voltage shield.

### **Clock Operation**

The ICL7650's internal oscillator generates a 200Hz frequency, which is available at the CLK OUT pin. The device can also be operated with an external clock, if desired. An internal pull-up permits the INT/EXT pin to be left open for normal operation. However, the internal clock must be disabled and INT/EXT must be tied to Vif an external clock is used. An external clock signal may then be applied to the EXT CLK IN pin. The duty cycle of the external clock is not critical at low frequencies. However, a 50% to 80% positive duty cycle is preferred for frequencies above 500Hz, since the capacitors are charged only when EXT CLK IN is high. This ensures that any transients have time to settle before the capacitors are turned off. The external clock should swing between ground and V+ for power supplies up to  $\pm 6V$ , and between V+ and (V+ - 6V) for higher supply voltages.

To avoid a capacitor imbalance during overload, use a strobe signal. Neither capacitor will be charged if a strobe signal is connected to EXT CLK IN so that it is low while the overload signal is being applied to the amplifier. A typical amplifier will drift less than  $10\mu$ Vs since the leakage of the capacitor pins is quite low at room temperature. Relatively long measurements may be made with little change in offset.

### \_Applications Information

### **Device Selection**

In applications that require lowest noise, Maxim's ICL7652 may be preferred over the ICL7650/ICL7653. The ICL7650/ICL7653 offer a higher gain-bandwidth product and lower input bias currents, while the ICL7652 reduces noise by using larger input FETs. These larger FETs, however, increase the leakage at the ICL7652's external null pins. Therefore, the ICL7650/ICL7653 can operate to a higher temperature with 0.1µF capacitors before the clock ripple (due to



leakage at the null capacitor pins) becomes excessive and  $1\mu F$  external capacitors are required.

### **Output Stage/Load Driving**

The ICL7650/ICL7653 somewhat resemble a transconductance amplifier whose open-loop gain is proportional to load resistance. This behavior is apparent when loads are less than the high-impedance stage (approximately 18k $\Omega$  for one output circuit). The open-loop gain, for example, will be 17dB lower with a 1k $\Omega$  load than with a 10k $\Omega$  load. This lower gain is of little consequence if the amplifier is used strictly for DC since the DC gain is typically greater than 120dB, even with a 1k $\Omega$  load. For wideband applications, however, the best frequency response will be achieved with a load resistor of 10k $\Omega$  or higher. The result will be a smooth 6dB per octave response from 0.1Hz to 2MHz, with phase shifts of less than 10° in the transition region where the main amplifier takes over from the null amplifier.

### **Component Selection**


CEXTA and CEXTB, the two required capacitors, have optimum values depending on the clock or chopping frequency. The correct value is  $0.1\mu$ F for the preset internal clock. When using an external clock, scale this component value in proportion to the relationship between the chopping frequency and the nulling time constant. A low-leakage ceramic capacitor may prove suitable for many applications; however, a high-quality film-type capacitor (such as mylar) is preferred. For lowest settling time at initial turn-on, use capacitors with low dielectric absorption (such as polypropylene types). With low-dielectric-absorption capacitors, the ICL7650/ICL7653 will settle to  $1\mu$ V offset in 100ms, but several seconds may be required if ceramic capacitors are used.

### **Thermoelectric Effects**

Thermoelectric effects developed in thermocouple junctions of dissimilar materials (metals, alloys, silicon, etc.) ultimately limit precision DC measurements. Unless all junctions are at the same temperature, thermoelectric voltages (typically around 10µV/°C, but up to hundreds of µV/°C for some materials) will be generated. In order to realize the extremely low offset voltages that the chopper amplifier can provide, take special precautions to avoid temperature gradients. To eliminate air movement, enclose all components (particularly those caused by power-dissipating elements in the system). Minimize power-supply voltages and power dissipation, and use low-thermoelectric-coefficient connections where possible. It is advisable to separate the device surrounding heat-dissipating elements, and to use high-impedance loads.

**Input Guarding** Low-leakage, high-impedance CMOS inputs allow the ICL7650/ICL7653 to measure high-impedance sources. Stray leakage paths can decrease input resistance and increase input currents unless inputs are guarded. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. The board should be coated with epoxy or silicone after cleaning to prevent contamination.

Leakage currents may cause trouble even with properly cleaned and coated boards, particularly since the input pins are adjacent to pins that are at supply potentials. Leakage can be significantly reduced by using guarding to decrease the voltage difference between inputs and adjacent metal runs. Use a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board to accomplish input guarding of the 8-pin TO-99 package. A conductive ring surrounding the inputs, the "guard," is connected to a low-impedance point that is approximately the same voltage as the inputs. The guard then absorbs the leakage current from the highvoltage pins. Typical guard connections are shown in Figure 3.



The 14-pin DIP configuration has been specifically designed to ease input guarding. The pins adjacent to the inputs are not used.

### **Pin Compatibility**

The ICL7653's pinout generally corresponds to that of industry-standard 8-pin devices such as the LM741 or LM101. However, its external null storage capacitors are connected to pins 1 and 8; whereas most op amps leave these pins open or use them for offset null or compensation capacitors.

The OP05 and OP07 op amps can be converted for ICL7650/ICL7653 operation. This can be accomplished by removing the offset null potentiometer, which is connected from pins 1 and 8 to V+, and replacing it with two capacitors connected from pins 1 and 8 to V-. For LM108 devices, the compensation capacitor is replaced by the external nulling capacitors. Pin 5 is the output clamp connection on the ICL7650/ICL7653. By removing any circuit connections from this pin, the LM101/LM748/LM709 devices can undergo a similar conversion.

### **Typical Applications**

Figure 4 shows the ICL7650/ICL7653 automatically nulling the offset voltage of a high-speed amplifier. The ICL7650/ICL7653 continuously monitor the voltage at




Figure 4. Nulling a High-Speed Amplifier

M/IXI/M

the amplifier's inverting input, integrate the error, and drive the amplifier's noninverting input to correct for the offset voltage detected at the inverting input. The circuit's DC offset characteristics are determined by the ICL7650/ICL7653, and its AC performance is determined by the high-speed amplifier. While this circuit continuously and automatically adjusts the amplifier's offset to less than  $5\mu$ V, it does not correct for errors caused by the input bias current, so the value of resistor RF should be as low as is practical. This technique can be used with any op amp that is configured as an inverting amplifier.

Figures 5 and 6 illustrate basic inverting and noninverting amplifier circuits. Both figures show an output clamping circuit being used to enhance overload recovery performance. Supply voltage ( $\pm 8V$  max) and output drive capability (10k $\Omega$  load for full swing) are the only limitations to consider when replacing other op amps with the ICL7650/ICL7653. Use a simple booster circuit to overcome these limitations (Figure 7). This enables the full output capabilities of the LM118 (or any other standard device) to be combined with the input capabilities of the ICL7650/ICL7653. Observe the loop gain stability carefully when the feedback network is added, particularly when a slower amplifier such as the LM741 is used.

A lower voltage supply is required when mixing the ICL7650/ICL7653 with circuits that operate at  $\pm$ 15V supplies. One approach is to use a highly efficient voltage divider. This is illustrated in Figure 8, where the ICL7660 voltage converter is used to convert +15V to +7.5V.




Figure 5. Inverting Amplifier with Optional Clamp




Figure 6. Noninverting Amplifier with Optional Clamp








Figure 8. Splitting +15V with an ICL7660, 95% Efficiency (Same for -15V)












### \_Pin Configurations

ICL7650/ICL7650B/ICL7653/ICL7653B



ICL 7650/ICL 7650B/ICL 7653/ICL 7653B

12

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2000 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.