# **Description**

The 8V49NS0412 is a clock generator with four output dividers: three integers, and one that is either integer or fractional. When used with an external crystal, the 8V49NS0412 generates high-performance timing for the communications and datacom markets, especially for applications that demand extremely low phase noise, such as 10GE, 40GE, 100G, and 400GE.

The 8V49NS0412 provides versatile frequency configurations and output formats, and is optimized to deliver excellent phase noise performance. The device delivers an optimum combination of high clock frequency and low phase noise performance, combined with high power supply noise rejection.

The 8V49NS0412 supports two types of output levels: LVPECL or LVDS on eleven of its outputs. In addition, the device has a single LVCMOS output that can provide a generated clock, or act as a reference bypass output.

The device can be configured to deliver specific configurations under pin control only, or additional configurations through an I<sup>2</sup>C serial interface by external processor, or an external I<sup>2</sup>C EEPROM to loading the configuration.

# **Typical Applications**

- 10G/40G/100/400G Ethernet
- Fiber optics
- Gigabit Ethernet, Terabit IP switches/routers
- CPRI Interfaces

#### **Features**

- Eleven differential LVPECL and LVDS outputs with programmable voltage swings
- One LVCMOS output: Input reference can be passed to this output
- The clock input operates in full differential mode (LVDS, LVPECL) or single-ended LVCMOS mode
- Driven from a crystal or differential clock input
- 2.4–2.5 GHz PLL frequency range supports Ethernet, SONET, and CPRI frequency plans
- Four Integer output dividers with a range of output divide ratios (see Table 5)
- One Fractional output divider can generate any desired output frequency
- Support of output power-down
- Excellent clock output phase noise:
   Offset Output Frequency Single-side Band Phase Noise
   100kHz 156.25MHz -143dBc/Hz
- RMS phase noise, 12kHz to 20MHz integration range: 110fs (maximum) at 156.25MHz
- Selected configurations can be controlled via the control input pins without need for serial port access
- LVCMOS compatible I<sup>2</sup>C serial interface gives access to additional configuration by external processor or loading the configuration from an external I<sup>2</sup>C EEPROM, or in combination with the control input pins
- Single 3.3V supply voltage
- 64-VFQFPN 9 × 9 mm, lead-free (RoHS 6) package
- -40°C to +85°C ambient operating temperature




# **Contents**

Description	
Typical Applications	
Features	
Block Diagram	3
Pin Assignments	4
Pin Descriptions	4
Principles of Operation	7
Pin versus Register Control	7
Input Clock Selection (REF_SEL)	8
Prescaler and PLL Configuration	8
PLL Loop Bandwidth	9
Output Divider Frequency Sources	9
Integer Output Dividers (Banks A, B, C, and D)	. 10
Fractional Output Divider (Bank D)	. 11
Output Drivers	
Pin Control of the Output Frequencies and Protocols	. 11
Device Start-up and Reset Behavior	. 14
Serial Control Port Description	. 14
Serial Control Port Configuration Description	. 14
I <sup>2</sup> C Mode Operation	. 14
I <sup>2</sup> C Master Mode Operation and Device Start-up Behavior	. 15
Register Descriptions	. 17
Absolute Maximum Ratings	. 30
DC Electrical Characteristics	. 31
AC Electrical Characteristics	. 36
Phase Noise Plots	. 38
Applications Information	. 41
Recommendations for Unused Input and Output Pins	. 41
Inputs	. 41
Outputs	. 41
Overdriving the XTAL Interface	. 41
Wiring the Differential Input to Accept Single-Ended Levels	. 42
3.3V Differential Clock Input Interface	. 43
LVDS Driver Termination	. 44
Termination for 3.3V LVPECL Outputs	. 46
VFQFPN EPAD Thermal Release Path	. 47
Schematic and Layout Recommendations	. 48
Power Dissipation and Thermal Considerations	. 50
Example 1. LVPECL, 750mV Output Swing	. 50
Example 2. LVDS, 350mV Output Swing	. 52
Reliability Information	. 53
Package Outline Drawings	. 53
Marking Diagram	. 54
Ordering Information	. 54
Errata	. 54
Recommendations	. 54
Revision History	. 55



# **Block Diagram**

Figure 1: 8V49NS0412 Block Diagram




Transistor count: 132,756



# **Pin Assignments**

Figure 2: Pin Assignments for 9 imes 9 mm 64-Lead VFQFPN Package — Top View



# **Pin Descriptions**

**Table 1. Pin Descriptions** 

Number	Name <sup>[a]</sup>	Туре	Description	
1	V <sub>CCOB</sub>	Power	Power supply voltage for output Bank B (3.3V).	
2	QB0	Output	Differential clock output pair IVDECL or IVDE with configurable applitude	
3	nQB0	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.	
4	QB1	Output	Differential clock output pair LVDCOL or LVDC with configurable applitude	
5	nQB1	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.	
6	QB2	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.	
7	nQB2	Output		
8	QB3	Output	Differential clock output pair LVDCOL or LVDC with configurable applitude	
9	nQB3	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.	
10	V <sub>CCOB</sub>	Power	Power supply voltage for output Bank B (3.3V).	
11	ND[0]	Input [PU/PD]	Control input for output Bank D. 3-level signals (see Table 10).	



Table 1. Pin Descriptions (Cont.)

Number	Name <sup>[a]</sup>	Туре	Description	
12	ND[1]	Input [PU/PD]	Control input for output Bank D. 3-level signals (see Table 10).	
13	V <sub>CCOD</sub>	Power	Power supply voltage for output Bank D (3.3V).	
14	QD1	Output	Single-ended output clock. LVCMOS output levels.	
15	QD0	Output	Differential alack output pair LVDCOL or LVDC with configurable amplitude	
16	nQD0	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.	
17	NB[0]	Input [PU/PD]	Control input for output Bank B. 3-level signals (see Table 8).	
18	NB[1]	Input [PU/PD]	Control input for output Bank B. 3-level signals (see Table 8).	
19	NC[0]	Input [PU/PD]	Control input for output Bank C. 3-level signals (see Table 9).	
20	NC[1]	Input [PU/PD]	Control input for output Bank C. 3-level signals (see Table 9).	
21	V <sub>CCA_IN1</sub>	Power	Analog power supply voltage for PLL (3.3V).	
22	NA[1]	Input [PU/PD]	Control input for output Bank A. 3-level signals (see Table 7).	
23	CAP <sub>BIAS</sub>	Analog	Internal VCO bias decoupling capacitor. Use a 4.7 $\mu F$ capacitor between the CAP <sub>BIAS</sub> terminal and V <sub>EE</sub> .	
24	V <sub>CCA_IN2</sub>	Power	Analog power supply voltage for VCO (3.3V).	
25	CR	Analog	Internal VCO regulator decoupling capacitor. Use a $1\mu F$ capacitor between the CR and the $V_{\text{CCA}}$ terminals.	
26	CAP <sub>REG</sub>	Analog	Internal VCO regulator decoupling capacitor. Use a 4.7 $\mu$ F capacitor between the CAP <sub>REG</sub> terminal and V <sub>EE</sub> .	
27	LFFR	Analog	Ground return path pin for the PLL loop filter.	
28	LFF	Output	Loop filter/charge pump output for the FemtoClock NG PLL. Connect to the external loop filter.	
29	$V_{CCA}$	Power	Analog power supply voltage for VCO (3.3V).	
30	nc	-	No connect. Do not use.	
31	V <sub>CC_CP</sub>	Power	Analog power supply voltage for PLL charge pump (3.3V).	
32	ICP	Analog	Charge pump current input for PLL. Connect to LFF pin (28).	
33	V <sub>CCOC</sub>	Power	Power supply voltage for output Bank C (3.3V).	
34	nQC1	Output	Differential algebrasis and a LVDEOL as LVDEOL as LVDEOL as LVDEOL	
35	QC1	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.	
36	nQC0	Output	Differential algebras to air LVDEOL on LVDC with configurable conditions	
37	QC0	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.	
38	V <sub>CCOC</sub>	Power	Power supply voltage for output Bank C (3.3V).	
39	V <sub>CCOA</sub>	Power	Power supply voltage for output Bank A (3.3V).	
40	nQA3	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.	
41	QA3	Output		
42	nQA2	Output	Differential clock output pair LVPECL or LVPE with conferrable and little	
43	QA2	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.	



Table 1. Pin Descriptions (Cont.)

Number	Name <sup>[a]</sup>	Туре	Description		
44	nQA1	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.		
45	QA1	Output	Differential clock output pair. LVPECL of LVDS with configurable amplitude.		
46	nQA0	Output	Differential algebras train LVDCOL on LVDC with configurable and litude		
47	QA0	Output	Differential clock output pair. LVPECL or LVDS with configurable amplitude.		
48	V <sub>CCOA</sub>	Power	Power supply voltage for output Bank A (3.3V).		
49	REF_SEL	Input [PD]	Selects input reference source. LVCMOS interface levels.  0 = Crystal input on pins OSCI, OSCO (default)  1 = Reference clock input on pins CLK, nCLK		
50	V <sub>CC_CK</sub>	Power	Power supply voltage for input CLK, nCLK (3.3V).		
51	nCLK	Input [PU/PD]	Inverting differential clock input. Internal resistor bias to V <sub>CC_CK</sub> /2.		
52	CLK	Input [PD]	Non-inverting differential clock input.		
53	FIN[1]	Input [PU/PD]	Central Innute for innut reference frequencies, 2 level signals (see Table 2)		
54	FIN[0]	Input [PU/PD]	Control Inputs for input reference frequencies. 3-level signals (see Table 3).		
55	CAP <sub>XTAL</sub>	Analog	Crystal oscillator circuit decoupling capacitor. Use a $4.7\mu F$ capacitor between the CAP <sub>XTAL</sub> and the V <sub>EE</sub> terminals.		
56	OSCO	Output	Oraștel aprillator interfere		
57	OSCI	Input	Crystal oscillator interface.		
58	V <sub>CCA_XT</sub>	Power	Analog power supply voltage for the crystal oscillator (3.3V).		
59	NA[0]	Input [PU/PD]	Control input for output Bank A. 3-level signals (see Table 7).		
60	RES	Analog	Connect a 2.8k $\Omega$ (1%) resistor to V <sub>EE</sub> for output current calibration.		
61	SDATA	I/O [PU]	I <sup>2</sup> C data input/output: LVCMOS interface levels. Open-drain pin.		
62	SCLK	I/O [PU]	I <sup>2</sup> C clock input/output. LVCMOS interface levels. Open-drain pin.		
63	V <sub>CC_SP</sub>	Power	Power supply voltage for the I <sup>2</sup> C port (3.3V).		
64	LOCK	Output	Lock status output. LVCMOS interface levels.  Logic Low = PLL not locked  Logic High = PLL locked		
ePad	V <sub>EE</sub>	Power	Negative supply. Exposed pad must be connected to ground.		

<sup>[</sup>a] Unless otherwise noted above, all Power and GND pins must be connected for proper device functionality.



# **Principles of Operation**

The 8V49NS0412 can be locked to either an input reference clock or a 10MHz to 50MHz fundamental-mode crystal, and generate a wide range of synchronized output clocks. Lock status can be monitored via the LOCK pin.

The 8V49NS0412 accepts a differential or single-ended input clock ranging from 5MHz to 1GHz. It generates up to twelve output clocks with up to four different output frequencies, ranging from 10.91MHz to 2.5GHz.

The device outputs are divided into four output banks. Each bank supports conversion of the input frequency to a different output frequency: one independent or integer related output frequency on Bank D (QD[0:1]) and three more integer related frequencies on Bank A (QA[0:3]), Bank B (QB[0:3]), and Bank C (QC[0:1]). All outputs within a bank will have the same frequency.

The device is programmable through an  $I^2C$  serial interface by an external processor, or loaded through an external  $I^2C$  EEPROM or control input pins.

## **Pin versus Register Control**

The 8V49NS0412 can be configured via input control pins and/or over an I<sup>2</sup>C serial port. The pins/registers used to control each function are shown in Table 2. Each function is controlled at power-up via the control input pins. Access over the I<sup>2</sup>C serial port can change each function individually via register control. This allows for any mixture of register or pin control; however, any of the indicated functions can only be controlled by a register or by a pin at any given time, but not by both. Use of register control allows access to a wider range of configuration options, but values are lost on power-down. If the output bank or PLL is controlled by control input pins (at power-up or through Control Select bit), corresponding register values remain unchanged and have no impact on device functions.

**Table 2. Control of Specific Functions** 

Function	Control Select Bit	Control Input Pins	Register Fields Affected
Prescaler and PLL Feedback Divider	FIN_CTL	FIN[1:0]	PS[5:0], FDP, M[8:0]
Bank A – Divider and Output Type	NA_CTL	NA[1:0]	NA_DIV, PD_A, PD_QAx, STY_QAx, AMP_QAx[1:0]
Bank B – Divider and Output Type	NB_CTL	NB[1:0]	NB_DIV, PD_B, PD_QBx, STY_QBx, AMP_QBx[1:0]
Bank C – Divider and Output Type	NC_CTL	NC[1:0]	NC_DIV, PD_C, PD_QCx, STY_QCx, AMP_QCx[1:0]
Bank D – Divider and Output Type	ND_CTL	ND[1:0]	ND[5:0], ND_FINT[3:0], ND_FRAC[23:0], ND_DIVF[1:0], ND_SRC, ND_DIV, PD_D, PD_QDx, STY_QD0, AMP_QD0[1:0]

Changes to the control pins while the part is active are allowed, but limited, and cannot be guaranteed a glitch-free output transition. During the state transition of the control pins, the output phase alignment (synchronization) may be lost and Bank D outputs in Fractional Mode (FOD) may be unavailable. If I<sup>2</sup>C registers are accessible, then assertion of the INIT\_CLK bit or powering down and then powering up the part will restore phase alignment and activate the Fractional output frequency.

Glitch-free operation can be performed by disabling the outputs using the I<sup>2</sup>C-accessible registers, then re-enabling once changes are completed.

Any change to the output dividers performed over the I<sup>2</sup>C interface must be followed by an assertion of the INIT\_CLK register bit to force the loading of the new divider values, as well as to synchronize the output dividers.



## Input Clock Selection (REF\_SEL)

The 8V49NS0412 must be provided with an input reference frequency either from its crystal input pins (OSCI, OSCO), or its reference clock input pins (CLK, nCLK). The REF\_SEL input pin controls which source is used.

The crystal input on the 8V49NS0412 can be driven by a parallel-resonant, fundamental mode crystal with a frequency of 10MHz to 50MHz. The crystal input also supports being driven by a single-ended crystal oscillator or reference clock, but only a frequency from 10MHz to 50MHz may be used on these pins.

The reference clock input accepts clocks with frequencies from 5MHz to 1GHz. The input can accept LVPECL, LVDS, LVHSTL, HCSL or LVCMOS inputs using 2.5V or 3.3V logic levels as shown in Applications Information.

## **Prescaler and PLL Configuration**

When the input frequency (f<sub>IN</sub>), whether generated by a crystal or clock input is known, and the desired PLL operating frequency has been determined, several constraints need to be met:

- The Phase / Frequency Detector operating frequency (f<sub>PFD</sub>) must be within the specified limits shown in Table 31. This is controlled by selecting the doubler (FDP) or an appropriate prescaler (PS) value, but not both. If multiple values are possible, a higher f<sub>PFD</sub> will provide better phase noise performance.
- The VCO operating frequency (f<sub>VCO</sub>) must be within the specified limits shown in Table 31. This is controlled by selecting an appropriate PLL feedback divider (M) value. Note, it may be necessary to select a different prescaler value if the limits cannot be met by the available values of M. It may also be necessary to select an appropriate input frequency value.

Several preset configurations can be selected directly from the FIN[1:0] control input pins. These configurations are based on a particular input frequency  $f_{IN}$  and a particular  $f_{VCO}$  (see Table 3). These selections apply whether the input frequency is provided from the crystal or reference clock inputs.

**Table 3. Input Selection Control** 

FIN[1]	FIN[0]	f <sub>IN</sub> (MHz)	f <sub>VCO</sub> (MHz)
High	High	38.88	2488.32
High	Middle <sup>[a]</sup>	38.4	2457.6
High	Low	31.25	2500
Middle	High	312.5	2500
Middle	Middle	125	2500
Middle	Low	156.25	2500
Low	High	100	2500
Low	Middle	25	2500
Low	Low	50	2500

<sup>[</sup>a] A "middle" voltage level is defined in Table 24. Leaving the input pin open will also generate this level via a weak internal resistor network.

Alternatively the user can directly access the registers for M, FDP, and PS over the serial interface for a wider range of options (see Table 4).

Inputs do not support transmission of spread-spectrum clocking sources. Since this family of devices is intended for high-performance applications, it will assume input reference sources to have stabilities of +100ppm or greater.



**Table 4. PLL Frequency Control Examples** 

f <sub>IN</sub> (MHz)	PS	FDP	f <sub>PFD</sub> (MHz)	М	PLL Operating Frequency (MHz)
25	1	2	50	50	2500
39.0625	1	2	78.125	32	2500
50	1	2	100	25	2500
100	1	1	100	25	2500
125	1	1	125	20	2500
156.25	1	1	156.25	16	2500
200	2	1	100	25	2500
250	2	1	125	20	2500
312.5	2	1	156.25	16	2500
400	4	1	100	25	2500
500	4	1	125	20	2500
625	4	1	156.25	16	2500
19.44	1	2	38.88	64	2488.32
38.88	1	2	77.76	32	2488.32
38.4	1	2	76.8	32	2457.6

#### **PLL Loop Bandwidth**

The 8V49NS0412 PLL requires external loop components (resistor and capacitors) connecting in between the ICP and LFF pins. The PLL loop bandwidth generally depends on the loop components, charge pump current, PFD frequency, and VCO gain.

# **Output Divider Frequency Sources**

Output dividers associated with Banks A, B, and C take their input frequency directly from the PLL. Bank D also has the option to bypass the input frequency (after mux) directly to the output.



## Integer Output Dividers (Banks A, B, C, and D)

The 8V49NS0412 supports four integer output dividers: one per output bank. Each integer output divider block independently supports one of several divide ratios as shown in their respective register descriptions (Table 14, Table 15, Table 16 or Table 17). Selected divide ratios can be chosen directly from the control input pins for that particular output bank. The remaining ratios can only be selected via the serial interface. Bank D can choose whether to use the integer divider or a separate fractional divider to generate the output frequency.

Output frequency examples are shown in Table 5 for the minimum  $f_{VCO}$  (2400MHz), the maximum  $f_{VCO}$  (2500MHz), and two additional common VCO frequencies. With appropriate input frequencies and configuration selections, any  $f_{VCO}$  and  $f_{OUT}$  between the minimum and maximum can be generated.

**Table 5. Integer Output Divider Control Examples** 

	f <sub>OUT</sub> (MHz)					
Divide Ratio	f <sub>VCO</sub> = 2400MHz	f <sub>VCO</sub> = 2457.6MHz	f <sub>VCO</sub> = 2488.32MHz	$f_{\text{VCO}} = 2500 \text{MHz}$		
1	2400	2457.6	2488.32	2500		
2	1200	1228.8	1244.16	1250		
4	600	614.4	622.08	625		
5	480	491.52	497.664	500		
6	400	409.6	414.72	416.667		
8	300	307.2	311.04	312.5		
9	266.667	273.07	276.48	277.78		
10	240	245.76	248.832	250		
12	200	204.8	207.36	208.333		
16	150	153.6	155.52	156.25		
18	133.333	136.533	138.24	138.889		
20	120	122.88	124.416	125		
25	96	98.3	99.53	100		
32	75	76.8	77.76	78.125		
36	66.667	68.267	69.12	69.444		
40	60	61.44	62.208	62.5		
50	48	49.152	49.766	50		
64	37.5	38.4	38.88	39.063		
72	33.333	34.133	34.56	34.722		
80	30	30.72	31.104	31.25		
100	24	24.576	24.883	25		
128	18.75	19.2	19.44	19.531		
160	15	15.36	15.552	15.625		
200	12	12.29	12.44	12.5		
220	10.91	11.17	11.31	11.36		



## Fractional Output Divider (Bank D)

For the fractional output divider in Bank D, the output divide ratio is given by:

$$f_{OUT} = \frac{f_{VCO}}{2 \times \left(FINT + \frac{FRAC}{2^{24}}\right) \times (FDIV)}$$

Where,

- FINT = Integer Part: 5, 6, ... $(2^4 1)$  given by ND\_FINT[3:0]
- FRAC = Fractional Part: 0, 1, 2, ...(2<sup>24</sup> 1) given by ND\_FRAC[23:0]
- FDIV = Post-divider: 1, 2 or 4 given by ND\_DIVF[1:0]

This provides a frequency range of 20 to 250MHz

#### **Output Drivers**

Each of the four output banks are provided with pin or register-controlled output drivers. Differential outputs can be individually selected as LVDS, LVPECL, or POWER–DOWN. When powered-down, both outputs of the differential output pair will drive a logic-high level, and the single-ended QD1 output will be in a High-Impedance state.

The differential outputs can individually choose one of several different output voltage swings: 350mV, 500mV, or 750mV – measured single-ended.

Note, under pin-control, all differential outputs within an output bank will assume the same configuration. Pin-control does not allow configuration of individual outputs within a bank.

#### **Pin Control of the Output Frequencies and Protocols**

For pin-control settings, see Table 6 to Table 10. All of the output frequencies assume  $f_{VCO} = 2500 MHz$ . With different  $f_{VCO}$  configurations, the pins can still be used to select the indicated divide ratios for each bank, but the  $f_{OUT}$  will be different.

The control pins do not affect the internal register values, but act directly on the output structures. Register values will not change to match the control input pin selections.

Each output bank can be powered-up/down and enabled/disabled by register bits. In the disabled state, an output will drive a logic low level. The default state is all outputs enabled. Pin-control does not require register access to enable the outputs. Additionally, individual outputs within a bank can be powered up/down by register bits only.

Table 6. Definition of Output Disabled / Power-Down<sup>[a]</sup>

Output Conditions	Q <sub>MN</sub> <sup>[b]</sup>	nQ <sub>MN</sub> <sup>[c]</sup>	QD1
DISABLED (register-control only)	LOW	HIGH	LOW
POWER-DOWN (pin-control or register-control)	HIGH	HIGH	High-Impedance

<sup>[</sup>a] Do not terminate the differential outputs when DISABLED or POWER-DOWN.

<sup>[</sup>b] Q<sub>MN</sub> refers to output pins QA[0:3], QB[0:3], QC[0:1], and QD0.

<sup>[</sup>c] nQ<sub>MN</sub> refers to output pins nQA[0:3], nQB[0:3], nQC[0:1], and nQD0.



Table 7. Bank A Divider/Driver Pin-Control (3-level Control Signals)

NA[1]	NA[0]	Output Type	Divide Ratio	f <sub>OUT</sub> (MHz)
Low	Low	LVPECL <sup>[a]</sup>	16	156.25
Low	Middle	LVPECL	20	125
Low	High	LVPECL	25	100
Middle	Low	LVPECL	100	25
Middle	Middle	POWER-DOWN <sup>[b]</sup>	-	-
Middle	High	LVDS <sup>[c]</sup>	16	156.25
High	Low	LVDS	20	125
High	Middle	LVPECL	8	312.5
High	High	Loading the configuration from EEPROM <sup>[d]</sup>		

<sup>[</sup>a] Under pin control, all outputs of the bank are LVPECL using 750mV output swing.

Table 8. Bank B Divider/Driver Pin-Control (3-level Control Signals)<sup>[a]</sup>

NB[1]	NB[0]	Output Type	Divide Ratio	f <sub>OUT</sub> (MHz)
Low	Low	LVPECL <sup>[b]</sup>	16	156.25
Low	Middle	LVPECL	20	125
Low	High	LVPECL	25	100
Middle	Low	LVPECL	100	25
Middle	Middle	POWER-DOWN <sup>[c]</sup>	_	_
Middle	High	LVDS <sup>[d]</sup>	16	156.25
High	Low	LVDS	20	125
High	Middle	LVPECL	8	312.5
High	High	LVPECL	50	50

<sup>[</sup>a] When the configuration is loading from an external EEPROM (NA[1] and NA[0] pins are HIGH), pins NB[1] and NB[0] act as address pins for EEPROM (for more information, see I<sup>2</sup>C Master Mode Operation and Device Start-up Behavior).

<sup>[</sup>b] No active receivers should be connected to QA outputs.

<sup>[</sup>c] Under pin control, all outputs of the bank are LVDS using 350mV output swing.

<sup>[</sup>d] When the configuration is loading from an external EEPROM (NA[1] and NA[0] pins are HIGH), pins NB[1] and NB[0] act as address pins for EEPROM (for more information, see I<sup>2</sup>C Master Mode Operation and Device Start-up Behavior).

<sup>[</sup>b] Under pin control, all outputs of the bank are LVPECL using 750mV output swing.

<sup>[</sup>c] No active receivers should be connected to QB outputs.

<sup>[</sup>d] Under pin control, all outputs of the bank are LVDS using 350mV output swing.



Table 9. Bank C Divider/Driver Pin-Control (3-level Control Signals)

NC[1]	NC[0]	Output Type	Divide Ratio	f <sub>OUT</sub> (MHz)
Low	Low	LVPECL <sup>[a]</sup>	8	312.5
Low	Middle	LVPECL	16	156.25
Low	High	LVPECL	20	125
Middle	Low	LVPECL	100	25
Middle	Middle	POWER-DOWN <sup>[b]</sup>		-
Middle	High	LVDS <sup>[c]</sup>	20	125
High	Low	LVDS	25	100
High	Middle	LVPECL	50	50
High	High	LVDS	16	156.25

<sup>[</sup>a] Under pin control, all outputs of the bank are LVPECL using 750mV output swing.

Table 10. Bank D Divider/Driver Pin-Control (3-level Control Signals)

ND[1]	ND[0]	QD0 Output Type	QD1 Output Type	Divide Ratio	f <sub>OUT</sub> (MHz)
Low	Low	LVPECL <sup>[a]</sup>	LVCMOS	18.75 <sup>[b]</sup>	133.333
Low	Middle	LVPECL	LVCMOS	37.5 <sup>[b]</sup>	66.667
Low	High	LVPECL	High-Impedance	11.76 <sup>[b]</sup>	212.5
Middle	Low	Reserved	Reserved	Reserved	Reserved
Middle	Middle	POWER-DOWN <sup>[c]</sup>	High-Impedance	_	_
Middle	High	LVPECL	LVCMOS	25	100
High	Low	LVPECL	LVCMOS	100	25
High	Middle	LVPECL	LVCMOS	20	125
High	High	LVPECL	LVCMOS	1	f <sub>IN</sub> <sup>[d]</sup>

<sup>[</sup>a] Under pin control, all outputs of the bank are LVPECL using 750mV output swing.

<sup>[</sup>b] No active receivers should be connected to QC outputs.

<sup>[</sup>c] Under pin control, all outputs of the bank are LVDS using 350mV output swing.

<sup>[</sup>b] Generated from a fractional divider.

<sup>[</sup>c] No active receivers should be connected to QD0 outputs.

<sup>[</sup>d] Bypasses the input frequency directly to the output.



#### **Device Start-up and Reset Behavior**

The 8V49NS0412 has an internal power-on reset (POR) circuit. The POR circuit will remain active for a maximum of 175msec after device power-up when recommended CR (pin 25) value (1.0uF) used. For faster power-up to Lock Time, a minimum CR value of 0.1uF can be used.

While in the reset state (POR active), the device will operate as follows:

- 1. All registers will return to and be held in their default states as indicated in the applicable register description.
- 2. All internal state machines will be in their reset conditions.
- 3. The serial interface will not respond to read or write cycles.
- 4. Lock status will be cleared.

Upon the internal POR circuit expiring, the device will exit reset and begin self-configuration.

Self-configuration initiates the loading of appropriate values indicated by the control input pins, and the default values into the registers indicated in the register descriptions.

When the NA[1] and NA[0] pins are set up to HIGH, the device will load the configuration from an external  $I^2C$  EEPROM at a defined address (for more information, see  $I^2C$  Master Mode Operation and Device Start-up Behavior). Once the full configuration has been loaded, the device will respond to accesses on the serial port and will attempt to lock the PLL to the input frequency, if available. Once the PLL is locked, all of the outputs will be synchronized.

#### **Serial Control Port Description**

#### **Serial Control Port Configuration Description**

The 8V49NS0412 has a serial control port that can respond as a slave in an  $I^2C$  compatible configuration at a base address of 1101100b, to allow access to any of the internal registers for device programming or examination of internal status. In addition, the device can become a master only in order to read the initial register configuration from a serial EEPROM on the  $I^2C$  bus.


#### I<sup>2</sup>C Mode Operation

The I<sup>2</sup>C interface is designed to fully support v1.2 of the *I2C Specification* for Fast mode operation. The 8V49NS0412 acts as a slave device on the I<sup>2</sup>C bus at 400kHz using a fixed base address of 1101100b. The interface accepts byte-oriented block write and block read operations. One address byte specifies the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer.

For full electrical I<sup>2</sup>C compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-up resistors have a size of  $51k\Omega$  typical.



Figure 3: I<sup>2</sup>C Slave Read and Write Cycle Sequencing



## I<sup>2</sup>C Master Mode Operation and Device Start-up Behavior

The 8V49NS0412 can load the device configuration from an external EEPROM. During start-up if the configuration pins NA[1] and NA[0] are set to HIGH, or if after start-up they transition to HIGH, the 8V49NS0412 acts as a master on the I2C bus and initiates reading its configuration from an external I<sup>2</sup>C EEPROM device. Only a block read cycle is supported.

The expected external EEPROM address is pin configurable and depends on the setting of the NB[1] and NB[0] pins. All the address pins of the external EEPROM device must be configured to match the expected EEPROM Address of the 8V49NS0412. The EEPROM address configuration of the 8V49NS0412 is displayed in Table 11.

**Table 11. Expected EEPROM Address Settings** 

NB[1]	NB[0]	Expected EEPROM Address
LOW	LOW	
LOW	MIDDLE	0x50
MIDDLE	LOW	0000
MIDDLE	MIDDLE	
LOW	HIGH	0x52
MIDDLE	HIGH	0,002
HIGH	LOW	0x54
HIGH	MIDDLE	0x04
HIGH	HIGH	0x56

The 8V49NS0412 loads 82 bytes of data from the external EEPROM device. The first 81 bytes of data contain the device configuration. The last byte (address 0x51) is the location of the CRC checksum. If the CRC is incorrect, the data still loads into the registers but a checksum error is flagged in bit 0 of the 'd59 status register.

The speed of the Master I2C clock is from 200 to 400kHz. Renesas recommends the use of an external EEPROM device with an appropriate speed to match the speed of the 8V49NS0412.



Bit 4 of the 'd59 status register is set to 1 if an EEPROM read is triggered based on the pin configuration until the end of this EEPROM read (then it will go back to 0). Bit 2 of the 'd59 status register is set to 1 after an EEPROM read based on the pin configuration has been completed. These two bits remain 0 for other pin configurations when an EEPROM read is never requested.

As an I<sup>2</sup>C bus master, the 8V49NS0412 supports the following functions:

- 7-bit addressing mode
- Validation of the read block via CCITT-8 CRC check against the value stored in the last byte (0x51) of the EEPROM
- Support for 400kHz operation without speed negotiation
- Support for 1-byte addressing mode
- Fixed-period cycle response timer to prevent permanently hanging the I<sup>2</sup>C bus
- Read will abort with a status error (bit 1 = 1 in the 'd59 register) if one of the following conditions occurs:
  - Slave NACK
  - Arbitration fail
  - Collision during address phase
  - Slave response timeout

The 8V49NS0412 does not support the following functions:

- I<sup>2</sup>C general call
- Slave clock stretching
- I<sup>2</sup>C start byte protocol
- EEPROM chaining
- CBUS compatibility
- Responding to its own slave address when acting as a master



# **Register Descriptions**

Table 12. Register Blocks

Register Ranges Offset (Hex)	Register Block Description
00-08	Prescaler and PLL Control Registers
09-0F	Reserved <sup>[a]</sup>
10–17	Bank A Control Registers
18–1F	Bank B Control Registers
20–27	Bank C Control Registers
28–31	Bank D Control Registers
32–37	Reserved
38–3A	Reserved
3B	EEPROM Reading Status Register
3C	Reserved
3D-40	Device Control Registers
41–4B	Reserved
4C-4F	Reserved
50-FF	Reserved

<sup>[</sup>a] Reserved registers should not be written to and have indeterminate read values.



Table 13. Prescaler and PLL Control Register Bit Field Locations and Descriptions

	Prescaler and PLL Control Register Block Field Locations										
Address (Hex)	D7	D7 D6 D5 D4 D3 D2 D1									
00	Rsvd	Rsvd		1	P	S[5:0]					
01		Rsvd						FDP			
02		Rsvd FIN_CTL						OSC_LOW			
03					Rsvd		•				
04				Rsvd				M[8]			
05				N	<b>Л</b> [7:0]						
06					Rsvd						
07		Rsvd									
08		Rsvd				CP[4:0]					

	Prescaler and PLL Control Register Block Field Descriptions						
Bit Field Name	Field Type	Default Value	Description				
PS[5:0]	R/W	000000Ь	Prescaler – scales input frequency by the value:  00h = Reserved  01h–3Fh = Divide by the value used (e.g. 04 = divide-by-4)  Note: When FDP = 1, Prescalar values are ignored and have no impact on device functions.				
FDP	R/W	1b	Input frequency doubler:  0 = Disabled  1 = Enabled				
FIN_CTL	R/W	0b	Prescaler and PLL configuration control:  0 = PS, FDP, and M settings determined by FIN[1:0] control pins  1 = PS, FDP, and M settings determined by register settings over I <sup>2</sup> C				
OSC_LOW	R/W	0b	Crystal oscillator gain control selection:  0 = Normal gain for crystal frequencies of 25MHz and up  1 = Low gain for crystal frequencies less than 25MHz				
M[8:0]	R/W	019h	PLL Feedback divider ratio:  000h–003h = Reserved (do not use)  004h–1FFh = Divide the value used (e.g. 04 = divide-by-4)				
CP[4:0]	R/W	11001b	PLL Charge Pump Current control: $I_{CP} = 200 \mu A \times (CP[4:0]+1)$ Maximum charge pump current is 6.4mA. Default setting is 5.2mA: ((25 + 1) × 200 $\mu$ A).				
Rsvd	R/W	-	Reserved. Always write 0 to this bit location. Read values are not defined.				



Table 14. Bank A Control Register Bit Field Locations and Descriptions

	Bank A Control Register Block Field Locations										
Address (Hex)	D7	D6	D5	D5 D4 D3 D2 D1 D0							
10	Rs	vd		•	N	A[5:0]					
11		Rsvd									
12	PD_A			R	Rsvd			NA_CTL			
13				R	Rsvd						
14	PD_QA0		Rs	svd		STY_QA0	AMP_Q	A0[1:0]			
15	PD_QA1		Rsvd				AMP_Q	A1[1:0]			
16	PD_QA2		Rsvd STY_QA2 AMP_QA2[1:0]					A2[1:0]			
17	PD_QA3		Rs	svd		STY_QA3	AMP_Q	A3[1:0]			

Bank A Control Register Block Field Descriptions								
Bit Field Name <sup>[a]</sup> F	ield Type	Default Value	Description					
NA[5:0]	R/W	ODh	Divider ratio for Bank A:	do not take effect until the INI  01 0110b = $\div 30$ 01 0111b = $\div 32$ 01 1000b = $\div 33$ 01 1001b = $\div 35$ 01 1010b = $\div 36$ 01 1011b = $\div 40$ 01 1100b = $\div 42$ 01 1101b = $\div 44$ 01 1110b = $\div 45$ 01 1111b = $\div 48$ 10 0000b = $\div 50$ 10 0001b = $\div 56$ 10 0100b = $\div 56$ 10 0100b = $\div 66$ 10 0110b = $\div 66$ 10 0111b = $\div 70$ 10 1000b = $\div 72$ 10 1001b = $\div 80$	T_CLK register bit is toggled.  10 1011b = $\div$ 88  10 1100b = $\div$ 90  10 1110b = $\div$ 96  10 1110b = $\div$ 100  10 1111b = $\div$ 108  11 0000b = $\div$ 110  11 0010b = $\div$ 120  11 0011b = $\div$ 128  11 0100b = $\div$ 132  11 0101b = $\div$ 140  11 0110b = $\div$ 144  11 0111b = $\div$ 160  11 1000b = $\div$ 176  11 1001b = $\div$ 180  11 1010b = $\div$ 200  11 1011b = $\div$ 200  11 1100b = Reserved  11 1110b = Reserved  11 1110b = Reserved			



	Bank A Control Register Block Field Descriptions						
Bit Field Name <sup>[a]</sup>	Field Type	Default Value	Description				
			Power-down Bank A:				
			0 = Bank A and all QA outputs powered and operate normally				
PD_A	R/W	0b	1 = Bank A and all QA outputs powered down — no active receivers should be connected to QA outputs. When powering down the output bank, it is recommended to also write a 1 to the PD_QAx fields.				
			Bank A configuration control:				
NA_CTL	R/W	0b	0 = NA[5:0], PD_A, STY_Ax, and AMP_Ax[1:0] settings determined by NA[1:0] control pins				
			1 = NA[5:0], PD_A, STY_Ax, and AMP_Ax[1:0] settings determined by register settings over I <sup>2</sup> C				
			Power-down output QAx:				
PD QAx	R/W	0b	0 = QAx output powered and operates normally				
1 D_W/W	1 (/ V V		1 = QAx output powered-down - no active receivers should be connected to the QAx output.				
			Output style for output QAx:				
STY_QAx	R/W	0b	0 = QAx  is LVDS				
			1 = QAx is LVPECL				
			Output amplitude for output QAx (measured single-ended):				
			00 = 350 mV				
AMP_QAx[1:0]	R/W	00b	01 = 500mV				
			10 = 750mV				
			11 = Reserved				
Rsvd	R/W	-	Reserved. Always write 0 to this bit location. Read values are not defined.				

<sup>[</sup>a] Where x = 0, 1, 2, or 3.



Table 15. Bank B Control Register Bit Field Locations and Descriptions

	Bank B Control Register Block Field Locations											
Address (Hex)	D7	D6	D5	D5 D4 D3 D2 D1 D0								
18	Rs	vd			N	IB[5:0]		•				
19		Rsvd										
1A	PD_B		Rsvd NB_					NB_CTL				
1B				F	Rsvd			•				
1C	PD_QB0		Rs	svd		STY_QB0	AMP_C	B0[1:0]				
1D	PD_QB1		Rsvd				AMP_C	B1[1:0]				
1E	PD_QB2		Rsvd STY_QB2 AMP_QB2[1:0					B2[1:0]				
1F	PD_QB3		Rs	svd		STY_QB3	AMP_C	B3[1:0]				

Bank B Control Register Block Field Descriptions								
Bit Field Name <sup>[a]</sup>	Field Type	Default Value	Description					
			Divider ratio for Bank B:  Any changes to this register do not take effect until the INIT_CLK register bit is toggled.					
NB[5:0]	R/W	0Dh	$00\ 0000b = Reserved$ $00\ 0001b = \div 1$ $00\ 0001b = \div 2$ $00\ 0011b = \div 3$ $00\ 0100b = \div 4$ $00\ 0101b = \div 5$ $00\ 0110b = \div 6$ $00\ 0111b = \div 8$ $00\ 1000b = \div 9$ $00\ 1001b = \div 10$ $00\ 1010b = \div 12$ $00\ 1011b = \div 14$ $00\ 1100b = \div 15$ $00\ 1110b = \div 16$ $00\ 1111b = \div 18$ $00\ 1111b = \div 20$ $01\ 0000b = \div 21$ $01\ 0000b = \div 22$ $01\ 0001b = \div 24$ $01\ 0011b = \div 25$ $01\ 0100b = \div 27$	01 0110b = ÷30 01 0111b = ÷32 01 1000b = ÷33 01 1001b = ÷35 01 1010b = ÷36 01 1011b = ÷40 01 1100b = ÷42 01 1101b = ÷44 01 1110b = ÷45 01 1111b = ÷48 10 0000b = ÷50 10 0001b = ÷54 10 0010b = ÷55 10 0010b = ÷56 10 0100b = ÷60 10 0110b = ÷64 10 0110b = ÷66 10 0111b = ÷70 10 1000b = ÷72 10 1001b = ÷80	10 1011b = $\div$ 88 10 1100b = $\div$ 90 10 1101b = $\div$ 96 10 1110b = $\div$ 100 10 1111b = $\div$ 108 11 0000b = $\div$ 110 11 0001b = $\div$ 120 11 0010b = $\div$ 128 11 0100b = $\div$ 132 11 0101b = $\div$ 140 11 0110b = $\div$ 144 11 0111b = $\div$ 160 11 1000b = $\div$ 176 11 1001b = $\div$ 180 11 1010b = $\div$ 200 11 1011b = $\div$ 220 11 1100b = Reserved 11 110b = Reserved 11 110b = Reserved			



	Bank B Control Register Block Field Descriptions						
Bit Field Name <sup>[a]</sup>	Field Type	Default Value	Description				
PD_B	R/W	0b	Power-down Bank B:  0 = Bank B and all QB outputs powered and operate normally  1 = Bank B and all QB outputs powered down — no active receivers should be connected to QB outputs. When powering down the output bank, it is recommended to also write a 1 to the PD_QBx fields.				
NB_CTL	R/W	0b	Bank B configuration control:  0 = NB[5:0], PD_B, STY_Bx, and AMP_Bx[1:0] settings determined by NB[1:0] control pins  1 = NB[5:0], PD_B, STY_Bx, and AMP_Bx[1:0] settings determined by register settings over I <sup>2</sup> C				
PD_QBx	R/W	0b	Power-down output QBx:  0 = QBx output powered and operates normally.  1 = QBx output powered down — no active receivers should be connected to the QBx output.				
STY_QBx	R/W	0b	Output style for output QBx: $0 = QBx \text{ is LVDS}$ $1 = QBx \text{ is LVPECL}$				
AMP_QBx[1:0]	R/W	00b	Output amplitude for output QBx (measured single-ended): $00 = 350 \text{mV}$ $01 = 500 \text{mV}$ $10 = 750 \text{mV}$ $11 = \text{Reserved}$				
Rsvd	R/W	-	Reserved. Always write 0 to this bit location. Read values are not defined.				

<sup>[</sup>a] Where x = 0, 1, 2, or 3.



Table 16. Bank C Control Register Bit Field Locations and Descriptions

	Bank C Control Register Block Field Locations										
Address (Hex)	D7	D6	D5	D5 D4 D3 D2 D1 D0							
20	Rs	vd	NC[5:0]								
21		Rsvd									
22	PD_C			R	svd			NC_CTL			
23				R	svd						
24	PD_QC0		Rsvd ST			STY_QC0	AMP_Q	C0[1:0]			
25	PD_QC1	Rsvd STY_QC1 AMP_QC1[					C1[1:0]				

	Bank C Control Register Block Field Descriptions							
Bit Field Name <sup>[a]</sup>	Field Type	Default Value	Description					
			Divider ratio for Bank C: Any changes to this regis toggled.  00 0000b = Reserved	ster do not take effect until th	ne INIT_CLK register bit is			
			$00\ 0001b = \div 1$	$01\ 0110b = \div 30$	10 1011b = ÷88			
			$00\ 0010b = \div 2$	$01\ 0111b = \div 32$	$10\ 1100b = \div 90$			
			$00\ 0011b = \div 3$	$01\ 1000b = \div 33$	$10\ 1101b = \div 96$			
			$00\ 0100b = \div 4$	$01\ 1001b = \div 35$	$10\ 1110b = \div 100$			
			$00\ 0101b = \div 5$	$01\ 1010b = \div 36$	$10\ 11111b = \div 108$			
			$00\ 0110b = \div 6$	$01\ 1011b = \div 40$	$110000b = \div 110$			
		$00\ 0111b = \div 8$	$01\ 1100b = \div 42$	$110001b = \div 112$				
	NC[5:0] R/W	0Dh	$00\ 1000b = \div 9$	01 1101b = ÷44	$11\ 0010b = \div 120$			
NC[5:0]			00 1001b = ÷10	01 1110b = ÷45	$11\ 0011b = \div 128$			
			00 1010b = ÷12	01 1111b = ÷48	$11\ 0100b = \div 132$			
			$00\ 1011b = \div 14$	$10\ 0000b = \div 50$	$110101b = \div 140$			
			00 1100b = ÷15	$10\ 0001b = \div 54$	$11\ 0110b = \div 144$			
			00 1101b = ÷16	$10\ 0010b = \div 55$	$11\ 01111b = \div 160$			
			00 1110b = ÷18	$10\ 0011b = \div 56$	$11\ 1000b = \div 176$			
			00 1111b = ÷20	$10\ 0100b = \div 60$	$11\ 1001b = \div 180$			
			01 0000b = ÷21	$10\ 0101b = \div 64$	$11\ 1010b = \div 200$			
			01 0001b = ÷22	$10\ 0110b = \div 66$	$11\ 1011b = \div 220$			
			$01\ 0010b = \div 24$	$10\ 0111b = \div 70$	11 1100b = Reserved			
			01 0011b = ÷25	$10\ 1000b = \div 72$	11 1101b = Reserved			
			01 0100b = ÷27	$10\ 1001b = \div 80$	11 1110b = Reserved			
			01 0101b = ÷28	$10\ 1010b = \div 84$	11 1111b = Reserved			
PD_C	R/W	0b		utputs powered and operate	•			
				. When powering down the o	output bank, it is recommended to			



Bank C Control Register Block Field Descriptions					
Bit Field Name <sup>[a]</sup>	Field Type	Default Value	Description		
			Bank C configuration control:		
NC_CTL	R/W	0b	0 = NC[5:0], PD_C, STY_Cx, and AMP_Cx[1:0] settings determined by NC[1:0] control pins		
			1 = NC[5:0], PD_C, STY_Cx, and AMP_Cx[1:0] settings determined by register settings over I <sup>2</sup> C		
			Power-down output QCx:		
PD_QCx	R/W	0b	0 = QCx output powered and operates normally.		
I D_QOX			1 = QCx output powered down $-$ no active receivers should be connected to the $QCx$ output.		
			Output style for output QCx:		
STY_QCx	R/W	0b	0 = QCx  is LVDS		
			1 = QCx is LVPECL		
			Output amplitude for output QCx (measured single-ended):		
			00 = 350 mV		
AMP_QCx[1:0]	R/W	00b	01 = 500mV		
			10 = 750mV		
			11 = Reserved		
Rsvd	R/W	-	Reserved. Always write 0 to this bit location. Read values are not defined.		

<sup>[</sup>a] Where x = 0 or 1.



## Table 17. Bank D Control Register Bit Field Locations and Descriptions

Bank D Control Register Block Field Locations										
D7	D6	D5	D4	D3	D2	D1	D0			
	ND_FRAC[7:0]									
	ND_FRAC[15:8]									
	ND_FRAC[23:16]									
Rsvd				ND_FINT[3:0]						
Rs	vd			ND[5:0]						
	Rs	vd		ND_DIVF[1:0] ND_DIV			ND_SRC			
PD_D			R	svd			ND_CTL			
			R	svd			•			
PD_QD0	Rsvd				STY_QD0	AMP_C	D0[1:0]			
PD_QD1				PD_QD1 Rsvd						
	Rs PD_D PD_QD0	D7 D6  Rs  Rsvd  Rs  PD_D  PD_QD0	D7         D6         D5           Rsvd           Rsvd         Rsvd           PD_D         Rsvd	D7         D6         D5         D4           ND_FR           ND_FR           Rsvd           Rsvd           PD_D         Rsvd           PD_QD0         Rsvd	D7         D6         D5         D4         D3           ND_FRAC[7:0]           ND_FRAC[15:8]           ND_FRAC[23:16]           Rsvd           ND_E           PD_D           Rsvd           PD_DD           Rsvd           PD_QD0           Rsvd	D7         D6         D5         D4         D3         D2           ND_FRAC[7:0]           ND_FRAC[15:8]           ND_FRAC[23:16]           Rsvd         ND[5:0]           Rsvd         ND_DIVF[1:0]           PD_D         Rsvd           PD_QD0         Rsvd           PT_QD0	D7         D6         D5         D4         D3         D2         D1           ND_FRAC[7:0]           ND_FRAC[15:8]           ND_FRAC[23:16]           Rsvd         ND_FINT[3:0]           Rsvd         ND_DIVF[1:0]         ND_DIV           PD_D         Rsvd           PD_QD0         Rsvd         STY_QD0         AMP_Q			

	Bank D Control Register Block Field Descriptions						
Bit Field Name	Field Type	Default Value	Description				
ND_FRAC[23:0]	R/W	600000h	Fractional portion of divider ratio for fractional divider Bank D:  Fraction used in divide ratio = ND_FRAC[23:0] / 2 <sup>24</sup>				
ND_FINT[3:0]	R/W	1001b	Integer portion of divider ratio for fractional divider Bank D:  0h-4h = Reserved  5h-Fh = Divide by the value used (e.g. 5 = divide-by-5)				



Bank D Control Register Block Field Descriptions								
Bit Field Name	Field Type	Default Value	Description					
ND[5:0]	R/W	0Dh	Divider ratio for Bank D Any changes to this reg toggled. $00\ 0000b = Reserved$ $00\ 0001b = \div 1$ $00\ 0001b = \div 2$ $00\ 0011b = \div 3$ $00\ 0100b = \div 4$ $00\ 0101b = \div 5$ $00\ 0110b = \div 6$ $00\ 0111b = \div 8$ $00\ 1000b = \div 9$ $00\ 1001b = \div 12$ $00\ 1011b = \div 14$ $00\ 1100b = \div 15$ $00\ 1101b = \div 16$ $00\ 1111b = \div 18$ $00\ 1111b = \div 20$ $01\ 0000b = \div 21$ $01\ 0000b = \div 21$ $01\ 0001b = \div 22$ $01\ 0010b = \div 24$ $01\ 0011b = \div 25$ $01\ 0100b = \div 27$ $01\ 0101b = \div 28$	01 0110b = ÷30 01 0111b = ÷32 01 1000b = ÷33 01 1001b = ÷35 01 1010b = ÷36 01 1011b = ÷40 01 1100b = ÷42 01 1101b = ÷44 01 1110b = ÷45 01 1111b = ÷48 10 0000b = ÷50 10 0001b = ÷54 10 0010b = ÷55 10 010b = ÷66 10 010b = ÷66 10 0110b = ÷66 10 0111b = ÷70 10 1000b = ÷80 10 1010b = ÷84	he INIT_CLK register bit is $10\ 1011b = \div 88$ $10\ 1100b = \div 90$ $10\ 1101b = \div 96$ $10\ 1110b = \div 100$ $10\ 1111b = \div 108$ $11\ 0000b = \div 110$ $11\ 0001b = \div 120$ $11\ 0011b = \div 128$ $11\ 0100b = \div 132$ $11\ 0101b = \div 140$ $11\ 0111b = \div 160$ $11\ 1001b = \div 180$ $11\ 1001b = \div 180$ $11\ 1011b = \div 220$ $11\ 1011b = Reserved$ $11\ 1110b = Reserved$ $11\ 1111b = Reserved$ or output frequencies greater than			
ND_DIVF[1:0]	R/W	00b		ctional divider for Bank D:				
ND_DIV	R/W	0b	0 = Integer divider D (N	Control which divider is used to provide output frequency for Bank D:  0 = Integer divider D (ND configures this)  1 = Fractional mode (ND_FINT, ND_FRAC, and ND_DIVF configure this)				
ND_SRC	R/W	0b		n for Bank D: om the integer or fractional div om the input reference (after t	·			



	Bank D Control Register Block Field Descriptions					
Bit Field Name	Field Type	Default Value	Description			
PD_D	R/W	0b	Power-down Bank D:  0 = Bank D and all QD outputs powered and operate normally  1 = Bank D and all QD outputs powered down — no active receivers should be connected to QD0 output. QD1 output is in High-Impedance. When powering down the output bank, it is recommended to also write a 1 to the PD_QDx fields.			
ND_CTL	R/W	0b	Bank D configuration control:  0 = ND[5:0], ND_FRAC[23:0], ND_FINT[3:0], ND_DIVF[1:0], ND_DIV, ND_SRC, PD_D, PD_QD1, STY_D0, and AMP_D0[1:0] settings determined by ND[1:0] control pins  1 = ND[5:0], ND_FRAC[23:0], ND_FINT[3:0], ND_DIVF[1:0], ND_DIV, ND_SRC, PD_D, PD_QD1, STY_D0, and AMP_D0[1:0] settings determined by register settings over I <sup>2</sup> C			
PD_QDx	R/W	0b	Power-down output QDx:  0 = QD[0:1] outputs powered and operate normally.  1 = QD0 output powered down — no active receivers should be connected to the QD0 output, QD1 output is in High-Impedance.			
STY_QD0	R/W	0b	Output style for output QD0: 0 = QD0 is LVDS 1 = QD0 is LVPECL			
AMP_QD0[1:0]	R/W	00b	Output amplitude for output QD0 (measured single-ended): $00 = 350 \text{mV}$ $01 = 500 \text{mV}$ $10 = 750 \text{mV}$ $11 = \text{Reserved}$			
Rsvd	R/W	-	Reserved. Always write 0 to this bit location. Read values are not defined.			



## Table 18. EEPROM Reading Status Register Bit Field Locations and Descriptions

Device Control Register Block Field Locations									
Address (Hex)	D7	D6	D5	D4	D3	D2	D1	D0	
3B	Rsvd			EE_ACT	Rsvd	EE_DONE	EE_ABORT	EE_CHK	

	EEPROM Reading Status Register Field Descriptions						
Bit Field Name	Field Type	Default Value	Description				
EE_ACT	R	-	0 = EEPROM reading completed or has not started / been requested yet 1 = EEPROM reading is active				
EE_DONE	R	-	0 = EEPROM reading was never requested / did not complete 1 = EEPROM reading completed				
EE_ABORT	R	-	0 = EEPROM reading did not abort 1 = EEPROM reading aborted				
EE_CHK	R	-	0 = No checksum error was detected 1 = Checksum error was detected				
Rsvd	R	-	Reserved. Always write 0 to this bit location. Read values are not defined.				



**Table 19. Device Control Register Bit Field Locations and Descriptions** 

	Device Control Register Block Field Locations									
Address (Hex)	D7	D6	D6         D5         D4         D3         D2         D1         D0							
3D	INIT_CLK	Rsvd								
3E	RELOCK		Rsvd							
3F	PB_CAL		Rsvd							
40	Rsvd			EN_A	EN_B	EN_C	EN_D			

	Device Control Register Block Field Descriptions						
Bit Field Name	Field Type	Default Value	Description				
INIT_CLK	W/O <sup>[a]</sup>	0b	Writing a 1 to this bit location will cause output dividers to be synchronized. This must be done every time a divider value is changed. This bit will auto-clear.				
RELOCK	W/O <sup>[a]</sup>	0b	Writing a 1 to this bit location will cause the PLL to re-lock. This bit will auto-clear.				
PB_CAL	W/O <sup>[a]</sup>	0b	Precision Bias Calibration:  Setting this bit to 1 will start the calibration of an internal precision bias current source.  The bias current is used as reference for outputs configured as LVDS and for as reference for the charge pump currents. This bit will auto-clear.				
EN_A	R/W	1b	Output Enable control for Bank A:  0 = Bank A outputs QA[0:3] disabled to logic-low state (QAx = 0, nQAx = 1)  1 = Bank A outputs QA[0:3] enabled				
EN_B	R/W	1b	Output Enable control for Bank B:  0 = Bank B outputs QB[0:3] disabled to logic-low state (QBx = 0, nQBx = 1)  1 = Bank B outputs QB[0:3] enabled				
EN_C	R/W	1b	Output Enable control for Bank C:  0 = Bank C outputs QC[0:1] disabled to logic-low state (QCx = 0, nQCx = 1)  1 = Bank C outputs QC[0:1] enabled				
EN_D	R/W	1b	Output Enable control for Bank D:  0 = Bank D outputs QD[0:1] disabled to logic-low state (QD0 = 0, nQD0 = 1, QD1 = 0)  1 = Bank D outputs QD[0:1] enabled  Note: If Bank D is powered down via the PD_D bit or the QD1 output is powered down by the PD_QD1 bit, then QD1 will be in High-Impedance regardless of the state of this bit.				
Rsvd	R/W	-	Reserved. Always write 0 to this bit location. Read values are not defined.				

<sup>[</sup>a] These bits are read as 0. When a 1 is written to them, it will have the indicated effect and then self-clear back to 0.



# **Absolute Maximum Ratings**

Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the DC Electrical Characteristics or AC Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Table 20. Absolute Maximum Ratings** 

Item	Rating
Supply Voltage, V <sub>CC</sub>	3.6V
Inputs, V <sub>I</sub>	
OSCI	-0.9V to 3.6V
Other Inputs	-0.5V to 3.6V
Outputs, V <sub>O</sub> (LVCMOS)	-0.5V to 3.6V
Outputs, I <sub>O</sub> (LVPECL) Continuous Current Surge Current	50mA 100mA
Outputs, I <sub>O</sub> (LVDS) Continuous Current Surge Current	50mA 100mA
Maximum Junction Temperature, t <sub>JMAX</sub>	125°C
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

#### **Table 21. Input Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
C <sub>IN</sub>	Input Capacitance <sup>[a]</sup>			3.5		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ

<sup>[</sup>a] This specification does not apply to OSCI and OSCO pins.

#### **Table 22. Output Characteristics**

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
ROUT Catput	LOCK	V [a] _ 3 3V		20		Ω	
	Impedance	QD1	$V_{CC}^{[a]} = 3.3V$		30		Ω

<sup>[</sup>a] V<sub>CC</sub> denotes V<sub>CC SP</sub>, V<sub>CCOD</sub>.



## **DC Electrical Characteristics**

Table 23. Power Supply DC Characteristics,  $V_{CC\_x}^{[a]} = V_{CCOX}^{[b]} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{EE} = 0V$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>CC_X</sub>	Core Supply Volt	age		3.135	3.3	3.465	V
V <sub>CCA_X</sub> [c]	Analog Supply Vo	oltage		3.135	3.3	3.465	V
V <sub>CCOX</sub>	Output Supply Voltage			3.135	3.3	3.465	V
I <sub>CC_X</sub> [d]	Core Supply Curi	rent			83	100	mA
I <sub>CCA_X</sub> [e]	Analog Supply C	urrent			138	165	mA
			350mV, all outputs enabled and terminated <sup>[g]</sup>		130	160	mA
		LVPECL	500mV, all outputs enabled and terminated <sup>[h]</sup>		143	175	mA
			750mV, all outputs enabled and terminated <sup>[i]</sup>		165	200	mA
			350mV, all outputs enabled and terminated <sup>[j]</sup>		83	96	mA
I <sub>CCOA</sub> <sup>[f]</sup>		LVDS	500mV, all outputs enabled and terminated <sup>[j]</sup>		100	120	mA
	Bank A Output Supply Current		750mV, all outputs enabled and terminated <sup>[j]</sup>		129	152	mA
			350mV, divider and buffers disabled and unterminated		1	2	mA
		LVPECL or LVDS	500mV, divider and buffers disabled and unterminated		1	2	mA
			750mV, divider and buffers disabled and unterminated		1	2	mA
			350mV, all outputs enabled and terminated <sup>[g]</sup>		130	160	mA
		LVPECL	500mV, all outputs enabled and terminated <sup>[h]</sup>		143	175	mA
			750mV, all outputs enabled and terminated <sup>[i]</sup>		165	200	mA
			350mV, all outputs enabled and terminated <sup>[j]</sup>		83	96	mA
		LVDS	500mV, all outputs enabled and terminated <sup>[j]</sup>		100	120	mA
I <sub>CCOB</sub> <sup>[f]</sup>	Bank B Output Supply Current		750mV, all outputs enabled and terminated <sup>[j]</sup>		129	152	mA
	Зиррку Сип <b>е</b> пс		350mV, divider and buffers disabled and unterminated		1	2	mA
		LVPECL or LVDS	500mV, divider and buffers disabled and unterminated		1	2	mA
			750mV, divider and buffers disabled and unterminated		1	2	mA



Table 23. Power Supply DC Characteristics,  $V_{CC_x}^{[a]} = V_{CCOX}^{[b]} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{EE} = 0V$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
			350mV, all outputs enabled and terminated <sup>[g]</sup>		80	98	mA
		LVPECL	500mV, all outputs enabled and terminated <sup>[h]</sup>		87	105	mA
			750mV, all outputs enabled and terminated <sup>[i]</sup>		98	120	mA
			350mV, all outputs enabled and terminated <sup>[j]</sup>		53	65	mA
		LVDS	500mV, all outputs enabled and terminated <sup>[j]</sup>		64	75	mA
I <sub>ccoc<sup>[f]</sup></sub>	Bank C Output Supply Current		750mV, all outputs enabled and terminated <sup>[j]</sup>		76	92	mA
	Supply Surrent		350mV, divider and buffers disabled and unterminated		1	2	mA
		LVPECL or LVDS	500mV, divider and buffers disabled and unterminated		1	2	mA
			750mV, divider and buffers disabled and unterminated		1	2	mA
			350mV, all outputs enabled and terminated <sup>[g]</sup>		82	100	mA
		LVPECL	500mV, all outputs enabled and terminated <sup>[h]</sup>		84	105	mA
			750mV, all outputs enabled and terminated <sup>[i]</sup>		90	112	mA
			350mV, all outputs enabled and terminated <sup>[j]</sup>		72	86	mA
	Bank D Output Supply Current		500mV, all outputs enabled and terminated <sup>[j]</sup>		76	92	mA
I <sub>CCOD</sub> <sup>[f]</sup>			750mV, all outputs enabled and terminated <sup>[j]</sup>		84	100	mA
			350mV, divider and buffers disabled and unterminated		3	4	mA
		LVPECL or LVDS	500mV, divider and buffers disabled and unterminated		3	4	mA
			750mV, divider and buffers disabled and unterminated		3	4	mA
			350mV, outputs enabled and terminated <sup>[g]</sup>		422	495	mA
		LVPECL	500mV, outputs enabled and terminated <sup>[h]</sup>		430	506	mA
			750mV, outputs enabled and terminated <sup>[i]</sup>		446	523	mA
I <sub>EE</sub> <sup>[f]</sup>	Power Supply Current for V <sub>EE</sub>		350mV, divider and buffers disabled and unterminated		220	262	mA
		LVPECL	500mV, divider and buffers disabled and unterminated		220	262	mA
			750mV, divider and buffers disabled and unterminated		220	262	mA

<sup>[</sup>a]  $V_{CC\_x}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

<sup>[</sup>b]  $V_{CCOX}$  denotes  $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ,  $V_{CCOD}$ .

<sup>[</sup>c]  $V_{CCA\_X}$  denotes  $V_{CCA\_IN1}$ ,  $V_{CCA\_IN2}$ ,  $V_{CCA}$ ,  $V_{CCA\_XT}$ .

<sup>[</sup>d]  $I_{CC\_X}$  denotes  $I_{CC\_CP}$ ,  $I_{CC\_CK}$ ,  $I_{CC\_SP}$ .

<sup>[</sup>e]  $I_{CCA\_X}$  denotes  $I_{CCA\_IN1}$ ,  $I_{CCA\_IN2}$ ,  $I_{CCA}$ ,  $I_{CCA\_XT}$ .

<sup>[</sup>f] Internal maximum dynamic switching current is included.

<sup>[</sup>g] Differential outputs terminated with  $50\Omega$  to  $V_{CCOX}-1.6V$ . QD1 output terminated with  $50\Omega$  to  $V_{CCOD}/2$ .



- [h] Differential outputs terminated with  $50\Omega$  to  $V_{CCOD}/2$ .
- [i] Differential outputs terminated with  $50\Omega$  to  $V_{CCOX}-2V$ . QD1 output terminated with  $50\Omega$  to  $V_{CCOD}/2$ .
- [j] Differential outputs terminated with  $100\Omega$  across Q and nQ. QD1 output terminated with  $50\Omega$  to  $V_{CCOD}/2$ .

Table 24. LVCMOS DC Characteristics for 3-level Pins,  $V_{CC\_X}^{[a]} = V_{CCOX}^{[b]} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{EE} = 0V$ 

Symbol	Parame	ter	Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>IH</sub>	Input High Voltage			$0.7 \times V_{CC}^{[c]}$		3.465	V
$V_{\text{IM}}$	Input Middle Voltage			$0.4 \times V_{CC}^{[c]}$		$0.6 \times V_{CC}^{[c]}$	V
$V_{IL}$	Input Low Voltage	FIN[1:0],		-0.3		$0.3 \times V_{CC}^{[c]}$	V
I <sub>IH</sub>	Input High Current	NA[1:0], NB[1:0], NC[1:0], ND[1:0]	$V_{CC}^{[c]} = V_{IN} = 3.465V$			150	μΑ
I <sub>IM</sub>	Input Middle Current		$V_{IN} = V_{CC}^{[c]}/2$		±1		μΑ
$I_{\parallel L}$	Input Low Current		$V_{CC}^{[c]} = 3.465V, V_{IN} = 0V$	-150			μΑ

<sup>[</sup>a]  $V_{CC\_X}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

Table 25. LVCMOS DC Characteristics for 2-level Pins,  $V_{CC} x^{[a]} = V_{CCOX}^{[b]} = 3.3V \pm 5\%$ ,  $T_A = -40$ °C to +85°C,  $V_{EE} = 0V$ 

Symbol	Parame	eter	Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>IH</sub>	Input High Voltage			$0.7 \times V_{CC}^{[c]}$		3.465	V
V <sub>IL</sub>	Input Low Voltage	REF_SEL		-0.3		$0.3 \times V_{CC}^{[c]}$	V
		SDATA, SCLK		-0.3		$0.15 \times V_{CC}^{[c]}$	V
I Innut High Current	SCLK, SDATA	$V_{CC}^{[c]} = V_{IN} = 3.465V$			5	μA	
l IH	Input High Current	REF_SEL	$V_{CC}^{[c]} = V_{IN} = 3.465V$			150	μA
ı	Input Low Current	SCLK, SDATA	$V_{CC}^{[c]} = 3.465V, V_{IN} = 0V$	-150			μΑ
I IIL	Imput Low Current	REF_SEL	$V_{CC}^{[c]} = 3.465V, V_{IN} = 0V$	-5			μA
V <sub>OH</sub>	Output High Voltage	LOCK	I <sub>OH</sub> = −4mA	2.2			V
V <sub>OL</sub>	Output Low Voltage	SDATA, SCLK, LOCK	I <sub>OL</sub> = 4mA			0.45	V

<sup>[</sup>a]  $V_{CC\_X}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

<sup>[</sup>b]  $V_{CCOX}$  denotes  $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ,  $V_{CCOD}$ .

<sup>[</sup>c]  $V_{CC}$  denotes  $V_{CCA\_IN1}$ ,  $V_{CC\_CK}$ .

<sup>[</sup>b]  $V_{CCOX}$  denotes  $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ,  $V_{CCOD}$ .

<sup>[</sup>c]  $V_{CC}$  denotes  $V_{CC\_SP}$ ,  $V_{CC\_CK}$ .



Table 26. Differential Input DC Characteristics,  $V_{CC} x^{[a]} = V_{CCOX}^{[b]} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{EE} = 0V$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
I <sub>IH</sub>	Input High Current	CLK_IN, nCLK_IN	$V_{CC}^{[c]} = V_{IN} = 3.465V$			150	μΑ
L	Input Low Current	CLK_IN	$V_{CC}^{[c]} = 3.465V, V_{IN} = 0V$	-5			μΑ
I IIL	Input Low Current	nCLK_IN	$V_{CC}^{[c]} = 3.465V, V_{IN} = 0V$	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Voltage <sup>[d], [e]</sup>	CLK_IN, nCLK_IN		0.2		1.4	V
V <sub>CMR</sub>	Common Mode Input Voltage <sup>[d] [e]</sup>	CLK_IN, nCLK_IN		V <sub>EE</sub> + <sub>1.1</sub>		V <sub>CC</sub> <sup>[c]</sup> – 0.3	V

<sup>[</sup>a]  $V_{CC\_X}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

Table 27. LVPECL Output DC Characteristics (Qmn<sup>[a]</sup>),  $V_{CC\_X}^{[b]} = V_{CCOX}^{[c]} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{EE} = 0V$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit	
V <sub>OH</sub>		350mV Amplitude setting	V <sub>CCOX</sub> – 1.1		V <sub>CCOX</sub> - 0.8		
	Output High Voltage <sup>[d]</sup>	500mV Amplitude setting	V <sub>CCOX</sub> – 1.1		V <sub>CCOX</sub> - 0.8	V	
		750mV Amplitude setting	V <sub>CCOX</sub> – 1.1		V <sub>CCOX</sub> - 0.8		
	Output Low Voltage <sup>[d]</sup>	350mV Amplitude setting	V <sub>CCOX</sub> – 1.5		V <sub>CCOX</sub> – 1.1		
V <sub>OL</sub>		500mV Amplitude setting	V <sub>CCOX</sub> – 1.6		V <sub>CCOX</sub> – 1.3	V	
		750mV Amplitude setting	V <sub>CCOX</sub> – 1.8		V <sub>CCOX</sub> – 1.5		
		350mV Amplitude setting	280	350	420		
V <sub>SWING</sub>	Single-ended Peak-to-Peak Output Voltage Swing	500mV Amplitude setting	430	500	570	mV	
		750mV Amplitude setting	630	700	770		

<sup>[</sup>a] Qmn denotes the differential outputs QA[0:3], QB[0:3], QC[0:1], and QD0.

<sup>[</sup>b]  $V_{CCOX}$  denotes  $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ,  $V_{CCOD}$ .

<sup>[</sup>c]  $V_{CC}$  denotes  $V_{CC\_CK}$ .

<sup>[</sup>d] Common mode voltage is defined as the cross point.

<sup>[</sup>e] Input voltage cannot be less than  $V_{\text{EE}}-300\text{mV}$  or more than  $V_{\text{CC}}$ .

<sup>[</sup>b]  $V_{CC\_X}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

<sup>[</sup>c]  $V_{CCOX}$  denotes  $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ,  $V_{CCOD}$ .

<sup>[</sup>d] Outputs terminated with  $50\Omega$  to  $V_{CCOX}-2V$  for 750mV amplitude setting,  $V_{CCOX}-1.75V$  for 500mV amplitude setting, and  $V_{CCOX}-1.6V$  for 350mV amplitude setting.



Table 28. LVDS Output DC Characteristics (Qmn<sup>[a]</sup>),  $V_{CC_{-}X}^{[b]} = V_{CCOX}^{[c]} = 3.3V \pm 5\%$ ,  $T_{A} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{EE} = 0V$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit	
		350mV Amplitude setting	0.27	0.32	0.37		
V <sub>OD</sub> Diffe	Differential Output Voltage	500mV Amplitude setting	0.39	0.46	0.53	V	
		750mV Amplitude setting	0.62	0.69	0.76		
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV	
		350mV Amplitude setting	1.9	2.3	2.7		
Vos	Offset Voltage <sup>[d],[e],[f]</sup> , <sup>[g]</sup>	500mV Amplitude setting	1.8	2.2	2.6	V	
		750mV Amplitude setting	1.7	2.1	2.5		
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change				50	mV	

<sup>[</sup>a] Qmn denotes the differential outputs QA[0:3], QB[0:3], QC[0:1], and QD0.

Table 29. LVCMOS DC Characteristics for QD1 Output,  $V_{CC}$   $_{x}$  [a] =  $V_{CCOD}$  = 3.3V ±5%

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>OH</sub>	Output High Voltage	QD1, I <sub>OH</sub> = -8mA	2.6			V
V <sub>OL</sub>	Output Low Voltage	QD1, I <sub>OL</sub> = 8mA			0.5	V

<sup>[</sup>a]  $V_{CC}$  x denotes  $V_{CC}$  CP,  $V_{CC}$  CK,  $V_{CC}$  SP.

#### **Table 30. Crystal Characteristics**

Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
Mode of Oscillation			Fundamental		
Frequency		10		50	MHz
Equivalent Series Resistance (ESR)	> 32 MHz			30	Ω
Equivalent Series Resistance (ESR)	≤ 32 MHz			50	1 52
Load Canacitance (C.)	50MHz Crystal		8	< 12	pF
Load Capacitance (C <sub>L</sub> )	25MHz Crystal		12	< 22	
Churt Canacitana	> 32 MHz			3	pF
Shunt Capacitance	≤ 32 MHz			7	pF
Maximum Crystal Drive Level			200		μW
Frequency Stability (Total)		-100		100	ppm

<sup>[</sup>b]  $V_{CC\ X}$  denotes  $V_{CC\ CP}, V_{CC\ CK}, V_{CC\ SP}$ .

<sup>[</sup>c]  $V_{CCOX}$  denotes  $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ,  $V_{CCOD}$ .

<sup>[</sup>d] No external DC pulldown resistor.

<sup>[</sup>e] Loading condition is with  $100\Omega$  across the differential output.

<sup>[</sup>f] Offset voltage (V<sub>OS</sub>) changes with amplitude setting.

<sup>[</sup>g] It does not conform to standard LVDS  $\rm V_{OS}$  values.



#### **AC Electrical Characteristics**

Table 31. AC Characteristics, [a]  $V_{CC\_X}^{[b]} = V_{CCOX}^{[c]} = 3.3V + 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{EE} = 0V$ 

Symbol	Para	meter	Test Conditions	Minimum	Typical	Maximum	Unit	
f <sub>VCO</sub>	VCO Frequency			2400		2500	MHz	
f <sub>PFD</sub>	Phase / Frequency D	etector Frequency		5		200	MHz	
		QA[0:3], nQA[0:3] QB[0:3], nQB[0:3] QC[0:1], nQC[0:1]		10.91		2500	MHz	
f <sub>OUT</sub>	Output Frequency	OD0 = OD0	Integer divider selected	10.91		2500	MHz	
1001	Output Troquency	QD0, nQD0	Fractional divider selected	20		250	MHz	
		QD1	Integer divider selected	10.91		250	MHz	
		ועטו	Fractional divider selected	20		250	MHz	
		Bank A				45		
<i>t</i> sk(b)	Bank Skew <sup>[d], [e], [f]</sup>	Bank B	Same frequency and output type			45	ps	
		Bank C	-			20		
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	QA[0:3],nQA[0:3] QB[0:3], nQB[0:3] QC[0:1], nQC[0:1] QD0, nQD0	20% to 80%		100	200	ps	
		QD1	20% to 80%		700	1100		
		QA[0:3], nQA[0:3]	F <sub>OUT</sub> ≤ 1250MHz	45	50	55	%	
odc	Output Duty Cycle <sup>[g]</sup>	QB[0:3], nQB[0:3] QC[0:1], nQC[0:1], QD0, nQD0	F <sub>OUT</sub> > 1250MHz	40	50	60	%	
	Duty Gyold	OD4	F <sub>OUT</sub> < 156.25MHz	45	50	55	%	
		QD1	F <sub>OUT</sub> ≥ 156.25MHz	40	50	60	%	
t <sub>LOCK</sub>	PLL Lock Time <sup>[h]</sup>				10		ms	
			CR = 0.1µF, 50MHz Crystal		32	40		
4	DLL Dower up to Loo	k Timo[i]	CR = 0.1µF, 25MHz Crystal		41	50		
t <sub>STARTUP</sub>	PLL Power up to Lock Time <sup>[i]</sup>		CR = 1µF, 50MHz Crystal		117	170	ms	
			CR = 1µF, 25MHz Crystal		129	180		

<sup>[</sup>a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

<sup>[</sup>b]  $V_{CC\ X}$  denotes  $V_{CC\ CP}, V_{CC\ CK}, V_{CC\ SP}.$ 

<sup>[</sup>c]  $V_{CCOX}$  denotes  $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ,  $V_{CCOD}$ .

<sup>[</sup>d] Defined as skew among outputs at the same supply voltage and with equal load conditions. Measured at the output differential crosspoints.

<sup>[</sup>e] This parameter is defined in accordance with JEDEC Standard 65.

<sup>[</sup>f] This parameter is guaranteed by characterization. Not tested in production.

<sup>[</sup>g] Duty cycle of PLL bypassed signals (input reference clock or crystal input) is not adjusted by the device.



- [h] PLL Lock Time is defined as time from input clock availability to frequency locked output. The following loop filter component values may be used:  $R_Z = 150\Omega$ ,  $C_Z = 0.1\mu F$ ,  $C_P = 30pF$ . See Applications Information.
- [i] PLL Power up to Lock Time is defined as time from 80% power supply (<  $500\mu s$  ramp rate) to frequency locked output. By design, the output is active only when the PLL is locked. Characterized with the following loop filter component values:  $R_Z = 150\Omega$ ,  $C_Z = 4.7\mu F$ , and  $C_P = 30pF$ .

Table 32. Qmn<sup>[a]</sup> and QD1 Phase Noise and Jitter Characteristics,  $V_{CC\_X}^{[b]} = V_{CCOX}^{[c]} = 3.3V + 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C^{[d][e][f][g][h][i]}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Unit
	RMS Phase Jitter Random	Qmn = 156.25MHz	Integration range: 12kHz – 20MHz		80	110	fs
	RMS Phase Jitter Random	Qmn = 125MHz	Integration range: 12kHz – 20MHz		85		fs
	RMS Phase Jitter Random	Qmn = 100MHz	Integration range: 12kHz – 20MHz		92		fs
	RMS Phase Jitter Random	Qmn = 25MHz	Integration range: 12kHz – 5MHz		115		fs
<i>t</i> jit(∅)	RMS Phase Jitter Random	QD0 = 212.5MHz (fractional) <sup>[j]</sup>	Integration range: 12kHz – 20MHz		132		fs
	RMS Phase Jitter Random	QD1 = 125MHz	Integration range: 12kHz – 20MHz		170		fs
		QAn = 156.25MHz	Integration range: 12kHz – 20MHz		95		fs
	RMS Phase Jitter Random <sup>[k]</sup>	QBn = 100MHz	Integration range: 12kHz – 20MHz		140		fs
		QCn = 25MHz	Integration range: 12kHz – 5MHz		115		fs
		QD0 = 212.5MHz (fractional)	Integration range: 12kHz – 20MHz		133		fs
Φ <sub>N</sub> (10)	Single-Side Band 10Hz from Carrie		Qmn = 156.25MHz		-71		dBc/Hz
Φ <sub>N</sub> (100)	Single-Side Band Noise Power, 100Hz from Carrier		Qmn = 156.25MHz		-113		dBc/Hz
Φ <sub>N</sub> (1k)	Single-Side Band Noise Power, 1kHz from Carrier		Qmn = 156.25MHz		-136		dBc/Hz
Φ <sub>N</sub> (10k)	Single-Side Band 10kHz from Carrie		Qmn = 156.25MHz		-137.6		dBc/Hz
Φ <sub>N</sub> (100k)	Single-Side Band Noise Power, 100kHz from Carrier		Qmn = 156.25MHz		-143.4		dBc/Hz
Φ <sub>N</sub> (1M)	Single-Side Band Noise Power, 1MHz from Carrier		Qmn = 156.25MHz		-156		dBc/Hz
Φ <sub>N</sub> (10M)	Single-Side Band Noise Power, 10MHz from Carrier		Qmn = 156.25MHz		-162		dBc/Hz
$\Phi_{N}(\infty)$	Noise Floor (≥30MHz from Carrier)		Qmn = 156.25MHz		-162		dBc/Hz

<sup>[</sup>a] Qmn denotes the differential outputs QA[0:3], QB[0:3], QC[0:1] or QD0.

<sup>[</sup>b]  $V_{CC\_X}$  denotes  $V_{CC\_CP}$ ,  $V_{CC\_CK}$ ,  $V_{CC\_SP}$ .

<sup>[</sup>c]  $V_{CCOX}$  denotes  $V_{CCOA}$ ,  $V_{CCOB}$ ,  $V_{CCOC}$ ,  $V_{CCOD}$ .



- [d] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
- [e] All outputs enabled and configured for the same output frequency unless otherwise noted.
- [f] Characterized using a 50MHz Crystal unless otherwise noted.
- [g]  $V_{CCA}$  requires a voltage regulator. Voltage supplied to  $V_{CCA}$  should be derived from a regulator with a typical power supply rejection ratio of 80dB at 1kHz and ultra-low noise generation with a typical value of  $3nV/\sqrt{Hz}$  at 10kHz and  $7nV/\sqrt{Hz}$  at 10kHz.
- [h] Characterized with 750mV output voltage swing configuration for all differential outputs.
- [i] The following loop filter component values were used:  $R_Z = 150\Omega$ ,  $C_Z = 0.1\mu$ F, CP = 200pF. PLL Charge Pump Current Control set at 5.2mA.
- [j] QAx = 156.25MHz, QBx = 156.25MHz, QCx = 156.25MHz, QD1 = OFF.
- [k] QAx = 156.25MHz, QBx = 100MHz, QCx = 25MHz, QD0 = 212.5MHz (fractional), QD1 = OFF.

#### **Phase Noise Plots**

Figure 4: Typical Phase Noise at 312.5MHz (QB1)






Figure 5: Typical Phase Noise at 156.25MHz (QB1)







Figure 6: Typical Phase Noise at 125MHz (QB1)<sup>[1]</sup>



<sup>[1]</sup> Measured using a 50MHz, 12pF crystal as input reference.



# **Applications Information**

### **Recommendations for Unused Input and Output Pins**

#### **Inputs**

#### **LVCMOS Control Pins**

All control pins have internal pull-up and/or pull-down resistors; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **Outputs**

#### **LVPECL Outputs**

All unused LVPECL outputs must be left floating. Renesas recommends that there is no trace attached.

#### LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If left floating, there should be no trace attached.

#### **LVCMOS Outputs**

QD1 output can be left floating if unused. There should be no trace attached.

### Overdriving the XTAL Interface

The OSCI input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The OSCO pin can be left floating. The amplitude of the input signal should be between 500mV and 1.2V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure 7 shows an example of the interface diagram for a high-speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals  $90\Omega$ . In addition, matched termination at the crystal input will further attenuate the signal. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and changing R2 to  $50\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver.

Figure 7: General Diagram for LVCMOS Driver to XTAL Input Interface





Figure 8 shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the OSCI input. It is recommended that all components in the schematics be placed in the layout. Though some components may not be used, they can be used for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.


Figure 8: General Diagram for LVPECL Driver to XTAL Input Interface



### Wiring the Differential Input to Accept Single-Ended Levels

Figure 9 shows how a differential input can be wired to accept single-ended levels. The reference voltage  $V_1 = V_{CC}/2$  is generated by the bias resistors, R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 may need to be adjusted to position the  $V_1$  in the center of the input voltage swing. For example, if the input clock is driven from a single-ended 2.5V LVCMOS driver and the DC offset (or swing center) of this signal is 1.25V, then adjust the R1 and R2 values to set  $V_1$  at 1.25V. The values below are when both the single-ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance.

Figure 9. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels



In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The resistor values can be increased to reduce the loading for a slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits for differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended to reduce the amplitude while maintaining an edge rate faster than 1V/ns. The datasheet specifies a lower differential amplitude, however, this only applies to differential signals. For single-ended applications, the swing can be larger, however,  $V_{IL}$  cannot be less than -0.3V, and  $V_{IH}$  cannot be more than  $V_{CC}$  + 0.3V. Though some of the recommended components may not be used, the pads should be placed in the layout. They can be used for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.



# 3.3V Differential Clock Input Interface

CLK, nCLK accepts LVDS, LVPECL and other differential signals. Both  $V_{SWING}$  and  $V_{OX}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figure 10 to Figure 12 show interface examples for the CLK, nCLK input driven by the most common driver types. The input interfaces suggested here are some examples of direct-coupled termination.

Figure 10. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 11. CLK/nCLK Input Driven by a 3.3V LVPECL Driver





Figure 12. CLK/nCLK Input Driven by a 3.3V LVDS Driver





### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the termination impedance ( $Z_T$ ) is between  $90\Omega$  and  $132\Omega$ . The actual value should be selected to match the differential impedance ( $Z_0$ ) of your transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission-line environment. In order to avoid transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. Renesas offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source.

The standard termination schematic as shown in Figure 13 can be used with either type of output structure. Figure 14, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact Renesas and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.

Figure 13: Standard LVDS Termination





Figure 14: Optional LVDS Termination



For more information on the recommended termination schemes, see Figure 15 to Figure 17.



Figure 15: DC Termination for LVDS Outputs




Figure 16: AC Termination for LVDS Outputs





Figure 17. AC Termination for LVDS Outputs Used with an Input Clock Receiver with Internal 50  $\!\Omega$  Terminations and DC Bias





### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts are recommended only as guidelines. The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figure 18 and Figure 19 show two different termination schemes that are recommended only as guidelines. Other suitable clock termination schemes may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

Figure 18: 3.3V LVPECL Output Termination




Figure 19: 3.3V LVPECL Output Termination




Figure 18 and Figure 19 show two different LVPECL termination schemes for 750mV amplitude setting which are recommended only as guidelines. Recommended values of R1/R2/R3/R4 for LVPECL termination (Figure 19; Thevenin Equivalent) for 350mV and 500mV amplitude settings can be found in the following table.

Table 33. LVPECL Output Termination, V<sub>CCOX</sub> = 3.3V ±5%

Test Conditions	Bias Voltage	<b>R1</b> [Ω]	<b>R2</b> [Ω]	<b>R3</b> [Ω]	<b>R4</b> [Ω]
350mV Amplitude Setting	V <sub>CCOX</sub> – 1.6V	105	105	97.6	97.6
500mV Amplitude Setting	V <sub>CCOX</sub> – 1.75V	95.3	95.3	107	107
750mV Amplitude Setting	V <sub>CCOX</sub> – 2.0V	84	84	125	125




#### **VFQFPN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 20. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only.

For more information, see the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead-frame Base Package, Amkor Technology.

Figure 20: P.C. Assembly for Exposed Pad Thermal Release Path – Side View (Drawing not to scale)






# **Schematic and Layout Recommendations**

Figure 21 shows an example 8V49NS0412 application schematic operating the device at  $V_{CC} = 3.3V$ . This example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set for the application.

Figure 21: 8V49NS0412 Application Schematic





To demonstrate the range of output stage configurations possible, the application schematic assumes that the 8V49NS0412 is programmed over I<sup>2</sup>C. For alternative DC coupled LVPECL options, please see Renesas Application Note, AN-828; for AC coupling options, use Renesas Application Note, AN-844.

For a 12pF parallel resonant crystal, tuning capacitors C145 and C146 are recommended for frequency accuracy. Depending on the parasitic of the PCB layout, these values may require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will require adjusting C145 and C146. For this device, the crystal tuning capacitors are required for proper operation.

Crystal layout is very important to minimize capacitive coupling between the crystal pads and leads and other metal in the circuit board. Capacitive coupling to other conductors has two adverse effects: it reduces the oscillator frequency leaving less tuning margin and noise coupling from power planes, and logic transitions on signal traces can pull the phase of the crystal resonance, inducing jitter. Routing I<sup>2</sup>C under the crystal is a common layout error, based on the assumption that it is a low frequency signal and will not affect the crystal oscillation. In fact, I<sup>2</sup>C transition times are short enough to capacitively couple into the crystal-oscillator loop if they are routed close enough to the crystal traces.

In layout, all capacitive coupling to the crystal from any signal trace is to be minimized, that is to the OSCI and OSCO pins, traces to the crystal pads, the crystal pads, and the tuning capacitors. Using a crystal on the top layer as an example, void all signal and power layers under the crystal connections between the top layer and the ground plane used by the 8V49NS0412. Then calculate the parasitic capacity to the ground and determine if it is large enough to preclude tuning the oscillator. If the coupling is excessive, particularly if the first layer under the crystal is a ground plane, a layout option is to void the ground plane and all deeper layers until the next ground plane is reached. The ground connection of the tuning capacitors should first be made between the capacitors on the top layer, then a single ground via is dropped to connect the tuning cap ground to the ground plane as close to the 8V49NS0412 as possible as shown in the schematic.

As with any high-speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 8V49NS0412 provides separate power supplies to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. The ferrite bead and the 0.1uF capacitor in each power pin filter should always be placed on the device side of the board. The other components can be on the opposite side of the PCB if space on the top side is limited. Pull-up and pull-down resistors to set configuration pins can all be placed on the PCB side opposite the device side to free up the device side area if necessary.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. Depending on the application, the filter may need to be adjusted to get a lower cutoff frequency to adequately attenuate low-frequency noise. Additionally, good general design practices for power plane voltage stability suggest adding bulk capacitance in the local area of all devices.

For additional layout recommendations and guidelines, contact clocks@idt.com.



# **Power Dissipation and Thermal Considerations**

The 8V49NS0412 is a multi-functional, high-speed device that targets a wide variety of clock frequencies and applications. Since this device is highly programmable with a broad range of features and functionality, the power consumption will vary as each of these features and functions is enabled.

The device is designed and characterized to operate within the ambient industrial temperature range of -40°C to +85°C. The ambient temperature represents the temperature around the device, not the junction temperature. When using the device in extreme cases, such as maximum operating frequency and high ambient temperature, external air flow may be required in order to ensure a safe and reliable junction temperature. Extreme care must be taken to avoid exceeding 125°C junction temperature.

The following power calculation examples were generated using a maximum ambient temperature and supply voltage. For many applications, the power consumption will be much lower. Contact Renesas technical support for any concerns on calculating the power dissipation for your own specific configuration.

## **Example 1. LVPECL, 750mV Output Swing**

This section provides information on power dissipation and junction temperature when the device differential outputs are configured for LVPECL level, 750mV output swing. Equations and example calculations are also provided.

**Table 34. Power Calculations Configuration #1** 

Output	Output Style	Output Swing
QA0	LVPECL	750mV
QA1	LVPECL	750mV
QA2	LVPECL	750mV
QA3	LVPECL	750mV
QB0	LVPECL	750mV
QB1	LVPECL	750mV
QB2	LVPECL	750mV
QB3	LVPECL	750mV
QC0	LVPECL	750mV
QC1	LVPECL	750mV
QD0	LVPECL	750mV
QD1	LVCMOS	N/A

#### 1. Power Dissipation

The total power dissipation is the sum of the core power plus the power dissipated due to output loading. The following is the power dissipation for  $V_{CC} = 3.465V$ , which gives worst case results.

- Power(core)<sub>MAX</sub> =  $V_{CC\ MAX} \times I_{EE\ MAX}^{[1]} = 3.465V \times 523mA = 1812.2mW$
- Power(LVPECL outputs)<sub>MAX</sub> = 34.2mW/Loaded Output pair. See Junction Temperature.
   If all outputs are loaded, the total power is 11 × 34.2mW = 376.2mW
- Total Power<sub>MAX</sub> = Power(core) + Power (LVPECL outputs) + Power (LVCMOS output)
   = 1812.1mW + 376.2mW = 2188.3mW = 2.1883W

<sup>[1]</sup> Maximum QD1 output switching current is included.



#### 2. Junction Temperature

Junction temperature, T<sub>J</sub>, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, T<sub>J</sub>, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for  $T_J$  is as follows:  $T_J = T_A + P_D \times \theta_{JA}$ :

 $T_J = Junction Temperature$ 

T<sub>A</sub> = Ambient Temperature

 $_{\mbox{\scriptsize PD}} = \mbox{\scriptsize Power Dissipation}$  (W) in desired operating configuration

 $\theta_{JA} = Junction-to-Ambient Thermal Resistance$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance must be used. Assuming no air flow and a multi-layer board, the appropriate value is 15.6°C/W per Table 36.

Therefore, assuming  $T_A = 85$ °C and all outputs switching,  $T_J$  will be:


 $85^{\circ}\text{C} + 2.1883\text{W} \times 15.6^{\circ}\text{C/W} = 119.1^{\circ}\text{C}$ . This is below the limit of 125°C.

This calculation is only an example. T<sub>J</sub> will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

### 3. Power Dissipation due to output loading

This section calculates the power dissipation for the LVPECL output pair. LVPECL output driver circuit and termination are shown in Figure 22.

Figure 22. LVPECL Driver Circuit and Termination



To calculate worst case power dissipation at the output(s), use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CCOX} - 2V$ . These are typical calculations.

- For logic high, V<sub>OUT</sub> = V<sub>OH\_MAX</sub> = V<sub>CCOX\_MAX</sub> 0.8V
   (V<sub>CCOX\_MAX</sub> V<sub>OH\_MAX</sub>) = 0.8V
- For logic low, V<sub>OUT</sub> = V<sub>OL\_MAX</sub> = V<sub>CCOX\_MAX</sub> 1.5V
   (V<sub>CCOX\_MAX</sub> V<sub>OL\_MAX</sub>) = 1.5V



Pd\_H is the power dissipation when the output drives high.

Pd L is the power dissipation when the output drives low.

$$Pd_{-}H = [(Voh_{-}Max - (Vccox_{-}Max - 2V))/RL] \times (Vccox_{-}Max - Voh_{-}Max) = [(2V - (Vccox_{-}Max - Voh_{-}Max))/RL] \times (Vccox_{-}Max - Voh_{-}Max) = [(2V - 0.8V)/50\Omega] \times 0.8V = 19.2mW$$

$$Pd_{L} = [(Vol_{MAX} - (Vccox_{MAX} - 2V))/RL] \times (Vccox_{MAX} - Vol_{MAX}) = [(2V - (Vccox_{MAX} - Vol_{MAX}))/RL] \times (Vccox_{MAX} - Vol_{MAX}) = [(2V - 1.5V)/50\Omega] \times 1.5V = 15mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **34.2mW** 

### **Example 2. LVDS, 350mV Output Swing**

This section provides information on power dissipation and junction temperature when the device differential outputs are configured for LVDS levels, 350mV output swing. Equations and example calculations are also provided.

**Table 35. Power Calculations Configuration #2** 

Output	Output Style	Output Swing
QA0	LVDS	350mV
QA1	LVDS	350mV
QA2	LVDS	350mV
QA3	LVDS	350mV
QB0	LVDS	350mV
QB1	LVDS	350mV
QB2	LVDS	350mV
QB3	LVDS	350mV
QC0	LVDS	350mV
QC1	LVDS	350mV
QD0	LVDS	350mV
QD1	LVCMOS	N/A

#### 1. Power Dissipation

The total power dissipation is the sum of the core power plus the power dissipation due to output loading. The following is the power dissipation for  $V_{CCX} = V_{CCA} \times V_{CCOX} = 3.465V$ , which gives worst case results.

- Power<sub>MAX</sub> = V<sub>CCX\_MAX</sub> x I<sub>CCX\_MAX</sub> + V<sub>CCA\_X\_MAX</sub> x I<sub>CCA\_X\_MAX</sub> + V<sub>CCOX\_MAX</sub> x I<sub>CCOX\_MAX</sub>
  - $= 3.465 \text{V} \times 100 \text{mA} + 3.465 \text{V} \times 165 \text{mA} + 3.465 \text{V} (96 \text{mA} + 96 \text{mA} + 65 \text{mA} + 86 \text{mA})$
  - = 346.5 mW + 571.1 mW + 1188.5 mW = 2106.7 mW = 2.107 W



#### 2. Junction Temperature

Junction temperature,  $T_J$ , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature,  $T_J$ , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for  $T_J$  is as follows:  $T_J = T_A + P_D \times \theta_{JA}$ :

 $T_J = Junction Temperature$ 

T<sub>A</sub> = Ambient Temperature

PD = Power Dissipation (W) in desired operating configuration

 $\theta_{JA} = Junction-to-Ambient Thermal Resistance$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance must be used. Assuming no air flow and a multi-layer board, the appropriate value is 15.6°C/W per Table 36.

Therefore, assuming  $T_A = 85^{\circ}C$  and all outputs switching,  $T_J$  will be:

 $85^{\circ}\text{C} + 2.107\text{W} \times 15.6^{\circ}\text{C/W} = 117.9^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. T<sub>J</sub> will vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

# **Reliability Information**

Table 36. Thermal Resistance for 64-VFQFN Package

Symbol	Thermal Parameter	Condition	Value	Unit
$\theta_{JA}^{[a]}$	Junction-to-Ambient	No air flow	15.6	°C/W
$\theta_{\sf JC}$	Junction-to-Case		15.3	°C/W
$\theta_{\sf JB}$	Junction-to-Board		0.6	°C/W


<sup>[</sup>a] Theta J<sub>A</sub> (θ<sub>JA</sub>) values calculated using an 8-layer PCB (114.3mm x 101.6mm), with 2oz. (70μm) copper plating on all 8 layers, with ePad connected to 4 ground planes.

# **Package Outline Drawings**

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see Ordering Information for POD links). The package information is the most current data available and is subject to change without revision of this document.



# **Marking Diagram**



- Line 1 indicates the part number prefix.
- Line 2 indicates the part number.
- Line 3 indicates the part number suffix.
- Line 4:
  - "#" is the stepping.
  - "YY" is the last two digits of the year.
  - "WW" is the work week number that the part was assembled.
  - "\$" is the mark code.
- LOT is the sequential lot code; COO indicates country of origin.

# **Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8V49NS0412NLGI	IDT8V49NS0412NLGI	64-VFQFPN 9 × 9 mm, Lead-free	Tray	-40°C to +85°C
8V49NS0412NLGI8	IDT8V49NS0412NLGI	64-VFQFPN 9 × 9 mm, Lead-free	Tape and Reel	-40°C to +85°C

Note: "VFQFN" and "VFQFPN" have the same meaning of "Very Flat Quad Fine Pitch None-Lead".

### **Errata**

The 8V49NS0412 does not load a configuration correctly from an external  $I^2C$  EEPROM device when the power supply ramps fast (< 10ms from 0V to VCC).

#### **Recommendations**

Do not connect an external EEPROM device to the  $I^2C$  bus. Renesas also recommends not to connect or switch NA[1] and NA[0] pins to High / Power Supply (VCC) at any time. A new device, the 8V49NS1412, eliminates the configuration loading issue from an external  $I^2C$  EEPROM and is recommended for new designs.




# **Revision History**

Date	Description of Change
September 23, 2022  Changed all references of VFQFN to VFQFPN.  Updated Package Outline Drawings section and moved POD link to Ordering Information.	
April 28, 2021	Updated OSCI input voltage rating in Absolute Maximum Ratings table from -0.5V to 3.6V to -0.9V to 3.6V.
July 28, 2020	Added note [a] to Table 1.
September 3, 2019	Added the t <sub>STARTUP</sub> symbol to Table 31.
April 23, 2019	<ul> <li>Updated Overdriving the XTAL Interface.</li> <li>Added a paragraph and item list after Table 33.</li> </ul>
May 14, 2018	Added Figure 4.
March 21, 2018	Added Errata.
February 16, 2018	Updated load capacitance in Table 30 (Crystal Characteristics).
October 6, 2017	Initial release.





Package Code: NLG64P5 64-VFQFPN 9.0 x 9.0 x 0.9 mm Body, 0.50mm Pitch PSC-4147-05, Revision: 05, Date Created: Jun 23, 2022



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/