

### Features

- Factory programmable between 220 MHz and 625 MHz accurate to 6 decimal places
- Digital controlled pull range
- Widest pull range options: ±25, ±50, ±100, ±200, ±400, ±800, ±1600 ppm
- Superior pull range linearity of <= 1%, 10 times better than quartz</li>
- <0.6 ps RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth</p>
- Industrial and extended commercial temperature ranges
- Industry-standard packages: 3.2 mm x 2.5 mm, 5.0 mm x 3.2 mm and 7.0 mm x 5.0 mm
- For frequencies lower than 220 MHz, refer to SiT3921 datasheet

## Applications

- Ideal for SONET, Video, Instrumentation, Satellite applications
- Telecom, networking, broadband



# **Electrical Characteristics**

Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition
	LVPE	CL and L	VDS, Co	mmon D(	C and AC	Characteristics
Output Frequency Range	f	220	-	625	MHz	For frequency coverage see last page
-		-10	-	+10	ppm	Inclusive of initial tolerance, operating temperature, rated power,
Frequency Stability	F_stab	-25	-	+25	ppm	supply voltage and load change
		-50	-	+50	ppm	
Operating Temperature Range	T use	-40	-	+85	°C	Industrial
Operating reinperature Kange	I_use	-20	-	+70	°C	Extended Commercial
Start-up Time	T_start	-	-	10	ms	
Duty Cycle	DC	45	-	55	%	f = 220 to 314 MHz and f = 528 to 625 MHz
Buly Gycle	bu	40	-	60	%	f = 422 to 502 MHz
Pull Range	PR		25, ±50, ±10 ±400, ±800,		ppm	See the last page for Absolute Pull Range, APR table
Linearity	Lin	-	0.1	1	%	
Frequency Change Polarity	-	F	Positive Slop	е	-	
First Year Aging		-2	-	+2	ppm	25°C
10-year Aging		-5	-	+5	ppm	25°C
Input Low Voltage	VIL	-	-	0.2xVdd	V	
Input Middle Voltage	VIM	0.4xVdd	-	0.6xVdd	V	
Input High Voltage	VIH	0.8xVdd	-	-	V	
Input High or Low Pulse Width	T_logic	500	-	-	ns	
Input Middle Pulse Width	T_middle	500	-	-	ns	
Input to Output Isolation					TBD	
Input Impedance	Zin	TBD	-	-	kΩ	Pin 1
Input Capacitance	Cin	-	-	TBD	pF	Pin 1
LVPECL, DC and AC Characteristics						
Quantum Maltana	) ( al al	2.97	3.3	3.63	V	
Supply Voltage	Vdd	2.25	2.5	2.75	V	
Current Consumption	ldd	-	61	69	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V
Maximum Output Current	I-driver	-	-	30	mA	Maximum average current drawn from OUT+ or OUT-
Output High Voltage	VOH	Vdd-1.1	-	Vdd-0.7	V	See Figure 9
Output Low Voltage	VOL	Vdd-1.9	-	Vdd-1.5	V	See Figure 9
Output Differential Voltage Swing	V_Swing	1.2	1.6	2.0	V	See Figure 9
Rise/Fall Time	Tr, Tf	-	300	500	ps	20% to 80%
		-	1.2	1.7	ps	f = 266 MHz, Vdd = 3.3V or 2.5V
RMS Period Jitter	T_jitt	-	1.2	1.7	ps	f = 312.5 MHz, Vdd = 3.3V or 2.5V
	_	-	1.2	1.7	ps	f = 622.08 MHz, Vdd = 3.3V or 2.5V
RMS Phase Jitter (random)	T_phj	-	0.6	0.85	ps	f = 312.5 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdds



## **Electrical Characteristics**

Parameter and Conditions	Symbol	Min.	Тур.	Max.	Unit	Condition
		LV	DS, DC, a	and AC C	haracte	ristics
Supply Voltage	Vdd	2.97	3.3	3.63	V	
		2.25	2.5	2.75	V	
Current Consumption	ldd	-	47	55	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V
Differential Output Voltage	VOD	200	350	500	mV	See Figure 12
VOD Magnitude Change	$\Delta VOD$	-	-	50	mV	See Figure 12
Offset Voltage	VOS	1.125	1.2	1.375	V	See Figure 12
VOS Magnitude Change	$\Delta$ VOS	-	-	50	mV	See Figure 12
Rise/Fall Time	Tr, Tf	-	495	600	ps	20% to 80%
RMS Period Jitter	T_jitt	-	1.4	1.7	ps	f = 266 MHz, Vdd = 3.3V or 2.5V
		-	1.4	1.7	ps	f = 312.5 MHz, Vdd = 3.3V or 2.5V
		-	1.2	1.7	ps	f = 622.08 MHz, Vdd = 3.3V or 2.5V
RMS Phase Jitter (random)	T_phj	-	0.6	0.85	ps	f = 312.5 MHz, Integration bandwidth = 12 kHz to 20 MHz, al Vdds

## **Pin Description**

Pin	Мар		Functionality	Top View
1	DP	Input	Digital programming pin	
2	NC	Input	No Connect	DP 1 6 VDD
3	GND	Power	VDD power supply ground	NC 2 5 OUT-
4	OUT+	Output	Oscillator output	NC 2 5 OUT-
5	OUT-	Output	Complementary oscillator output	GND 3 4 OUT+
6	VDD	Power	Power supply voltage	

## Absolute Maximum

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Storage Temperature	-65	150	°C
VDD	-0.5	4	V
Electrostatic Discharge	-	2000	V
Soldering Temperature (follow standard Pb free soldering guidelines)	-	260	°C

## **Thermal Consideration**

Package	θJA, 4 Layer Board (°C/W)	θJC, Bottom (°C/W)
7050, 6-pin	142	27
5032, 6-pin	97	20
3225, 6-pin	109	20

# **Environmental Compliance**

Parameter	Condition/Test Method
Mechanical Shock	MIL-STD-883F, Method 2002
Mechanical Vibration	MIL-STD-883F, Method 2007
Temperature Cycle	JESD22, Method A104
Solderability	MIL-STD-883F, Method 2003
Moisture Sensitivity Level	MSL1 @ 260°C



### **Default Startup Condition**

The SiT3922 starts up at its factory programmed frequency and settings. The control register values are initialized all zeros, effectively setting the frequency to the middle of the control range.

#### **Frequency Control Protocol Description**

The device includes two DCXO registers; writing to these registers controls the output frequency. Data for each register is written to the device using a data frame.

### **Data Frame Format**


Each frame consists of 40 bits. A frame has 3 parts:

- The header, 16 bit
- Register address, 8 bit
- The data word (represented as 2's complement numbers), 16 bit.

Bits are sent MSB first.

Frames are sent LS word first in mode 2.

The header allows the devices to recognize that the master is initiating communication. The header includes the device address, which is factory programmable. The valid header is 0xFAIA, where "I" can be a hex digits from 0 to F. If not specified at the order time, it will be defaulted to zero. In this document in all examples and text, the device address is considered to be zero (default).



#### **Frequency Control Mode 1**

In this resolution mode, only one frame per frequency update is required, and the output frequency is updated at the end of each frame. The length of the frequency control data is 16 bits, and is written to the device as shown below:




Figure 1. Frequency Control Mode 1

#### **Resolution and Update Rate for Mode 1**

Pull Range (PPM)	Step Resolution (ppb)	Max Update Rate (Updates Per Second)
±25	1	25 K
±50	1.5	25 K
±100	3	25 K
±200	6	25 K
±400	12	25 K
±800	25	25 K
±1600	49	25 K

#### Frequency Control Mode 2

In this mode, two frames per frequency update are required, and frequency is only updated at the end of the second frame. The frequency control value in this mode is 23 bits. This value is written to the device in two frames as follows:



#### **Resolution and Update Rate for Mode 2**

Pull Range (PPM)	Step Resolution (ppb)	Max Update Rate (Updates Per Second)
±25	1	12.5 K
±50	1	12.5 K
±100	1	12.5 K
±200	1	12.5 K
±400	1	12.5 K
±800	1	12.5 K
±1600	1	12.5 K






Figure 4. Mode 2 Frame Timing

### **Frame Timing Parameters**

Parameter	Symbol	Min.	Max.	Unit
Frame Length	T <sub>frame</sub>	40	_	μS
Frame to Frame Delay	T <sub>f2f</sub>	2	_	μS
Frequency Settling Time	T <sub>settle</sub>	_	30	μS
Frame to Frequency Delay	T <sub>fdelay</sub>	—	8	μS

#### **Calculating Pull Range PPM offset**

The frequency control value must be encoded as a 2's complement number (16-bit in mode 1 and 23-bit in mode 2), representing the full scale range of the device. For example, for a  $\pm$ 1600ppm device in mode 2, the 23-bit number represents the full  $\pm$ 1600ppm range.

The upper 16 bits of the value are written to address 0x06. If the high-resolution register (address 0x07) is used, the other 7 bits are written to the lowest seven bits of address 0x07.

Here are the steps to calculate the frequency control value:

1. Find the scale factor (calculated for half of the pull range) from the tables below where PR is the Pull Range:

#### K (scale)Factor

Mode	K = Scale Factor
1	(2^15-1) / (PR*1.00135625)
2	(2^22-1) / (PR*1.00135625)

#### 2. Enter the desired\_PPM in equation below:

Frequency control (decimal value) = round (desired\_PPM \* K).

3. For any frequency shifts (positive or negative PPM), convert the frequency control value to a 2's complement binary number.



Two examples follow:

#### Example 1

This example shows how to shift the frequency by +245.6 ppm in a device with  $\pm 1600$  pull range using Mode 2 (23-bit):

Decimal value: round(245.6 \* K) = 642954 23-bit value = 0x09CF8A

LS Word value = 0x000A (to be written to address 0x07) MS Word value = 0x139F (to be written to address 0x06) Write LS Word: 0xFA0A 07 000A (Frequency will not update)

Write MS Word: 0xFA0A 06 139F (Frequency updates after write)

### Example 2

This example shows how to shift the frequency by -831.2 ppm in a device with ±1600 pull range using Mode 2 (23-bit): Decimal value: round(abs(831.2 \* K) = 2175989 23-bit abs binary value: 0100001001100111110101 23-bit 2's comp binary value: 1011110110011000 0001011 LS Word value = 0x 000B MS Word value = 0x BD98 Write LS Word: 0xFA0A 07 000B (Frequency will not update) Write MS Word: 0xFA0A 06 BD98 (Frequency updates after write)

### Physical Interface

The SiTime DCMO uses a serial input interface to adjust the frequency control value. The interface uses a one-wire tri-level return-to-middle signaling format. Figure 5 below shows the signal waveform of the interface.




Figure 5. Serial 1-Wire Tri-Level Signaling

A logical bit "1" is defined by a high-logic followed by mid-logic. A logical bit "0" is defined by a low-logic followed by mid-logic. The voltage ranges and time durations corresponding to low-logic, high-, and mid-logic are illustrated in Figure 5 and specified in electrical specification table.

The overall baud rate is computed as below:

$$baud\_rate = \frac{1}{T\_bit}$$

Figure 6 shows a simple circuit to generate tri-level circuit with a general purpose IO (GPIO) with tri-state capability. Most FPGAs and micro controllers/processors include such GPIOs. If the GPIO does not support tri-state output, two IO s may be used in combination with external tri-state buffer to generate the tri-level signal; an example of such buffer is the SN74LVC1G126. The waveform at the output of the tri-state buffer is shown in Figure 7. When the GPIO drives Low or High voltage, the rise/fall times are typically fast (sub-5ns range). When the output is set to Hi-Z, the output settles at middle voltage with a RC response. The time constant is determined based on the total capacitance on frequency control pin and the parallel resistance of the pull-up and pull-down resistors. The time constant in most practical situations will be less than 50ns; this necessitate choosing longer T\_middle to allow the RC waveform to settle within 5% or so.






Figure 6. Circuit Diagram for Generating Tri-Level Signal with Tri-State Buffer



Figure 7. Tri-State Signal Generated with Tri-State Buffer

When using a tri-state buffer as shown above, care must be taken if the DATA and OE lines transition at the same time that there are no glitches. A glitch might occur, for example, if the OE line enables the output slightly before the data line has finished its logical transition. One way around this, albeit at the cost of some data overhead, is to use an extra OE cycle on every bit, as shown in *Figure 8*. Note that the diagram assumes an SN74LVC125, which has a low-true OE/ line (output is enabled when OE/ is low). For a high-true OE part, such as the SN74LVC126, the polarity of that signal would be reversed.




Figure 8. Signal Polarity



### **Termination Diagrams**

### LVPECL:





Figure 9. LVPECL Typical Termination








Figure 11. LVPECL with Thevenin Typical Termination



LVDS:





Figure 12. LVDS Single Termination (Load Terminated)



## **Dimensions and Patterns**



#### Notes:

Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.
A capacitor of value 0.1 μF between Vdd and GND is recommended.



# **Ordering Information**

Part Family	
"SiT3922"	Packaging:
Revision Letter "A" is the revision of Silicon	"T", "Y", "X", "D", "E" or "G" Refer to table below for packing method Leave Blank for Bulk
Temperature Range	Frequency
"C" Extended Commercial, -20 to 70°C "I" Industrial, -40 to 85°C	220.000000 MHz to 650.000000 MHz
Signalling Type	Pull Range Options
"1" = LVPECL	"M" for ±25 ppm
"2" = LVDS	"B" for ±50 ppm
	"E" for ±100 ppm
Paskana Oina	"H" for ±200 ppm
Package Size "B" 3.2 x 2.5 mm	"X" for ±400 ppm
"C" 5.0 x 3.2 mm	"Y" for ±800 ppm
"D" 7.0 x 5.0 mm	"Z" for ±1600 ppm
Frequency Stability	Feature Pin
"F" for ±10 ppm	"N" for No Connect
"2" for ±25 ppm	
"3" for ±50 ppm	-
	Voltage Supply
L	"25" for 2.5 V ±10%
	"33" for 3.3 V ±10%

## **Frequencies Not Supported**

Range 1: From 209.000001 MHz to 210.999999 MHz
Range 2: From 251.000001 MHz to 263.999999 MHz
Range 3: From 314.000001 MHz to 422.999999 MHz
Range 4: From 502.000001 MHz to 527.999999 MHz

### **APR Definition**

Absolute pull range (APR) = Nominal pull range (PR) - frequency stability (F\_stab) - Aging (F\_aging)

### APR Table

	Frequency Stability			
Nominal Pull Range	± 10	± 10 ± 25		
	APR (ppm)			
± 25	± 10	_	—	
± 50	± 35	± 20	—	
± 100	± 85	± 70	± 45	
± 200	± 185	± 170	± 145	
± 400	± 385	± 370	± 345	
± 800	± 785	± 770	± 745	
± 1600	± 1585	± 1570	± 1545	



### Ordering Codes for Supported Tape & Reel Packing Method

Device Size	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)	12 mm T&R (3ku)	12 mm T&R (1ku)	12 mm T&R (250u)	16 mm T&R (3ku)	16 mm T&R (1ku)	16 mm T&R (250u)
7.0 x 5.0 mm	-	-	-	-	-	-	Т	Y	Х
5.0 x 3.2 mm	-	-	-	Т	Y	х	-	-	-
3.2 x 2.5 mm	D	E	G	Т	Y	х	-	-	-

### **Revision History**

Version	Release Date	Change Summary	
0.3	3/27/12	Original	
1.0	6/6/14	Included 3225 package	
1.1	12/2/14	Modified Thermal Consideration values, removed OE options	

© SiTime Corporation 2014. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

#### CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.