

Keypad Decoder and I/O Port Expander

Data Sheet **[ADP5586](http://www.analog.com/ADP5586?doc=ADP5586)**

FEATURES

16-element FIFO for event recording 10 configurable I/Os allowing for such functions as Keypad decoding for a matrix of up to 5 × 5 Key press/release interrupts GPIO functions GPI with selectable interrupt level 100 kΩ or 300 kΩ pull-up resistors 300 kΩ pull-down resistors GPO with push-pull or open drain Programmable logic block Pulse generators Periods and on times Above 30 sec in 125 ms increments Up to 255 ms in 1 ms increments Reset generator I ²C interface with Fast-mode Plus (Fm+) support of up to 1 MHz Open-drain interrupt output 16-ball WLCSP, 1.59 mm × 1.59 mm

APPLICATIONS

Keypad entries and input/output expansion capabilities Smartphones, remote controls, and cameras Healthcare, industrial, and instrumentation

GENERAL DESCRIPTION

Th[e ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) is a 10-input/output port expander with a built-in keypad matrix decoder, programmable logic, reset generator, and pulse generators. Input/output expander ICs are used in portable devices (phones, remote controls, and cameras) and nonportable applications (healthcare, industrial, and instrumentation). I/O expanders can be used to increase the number of I/Os available to a processor or to reduce the number of I/Os required through interface connectors for front panel designs.

The [ADP5586 h](http://www.analog.com/ADP5586?doc=ADP5586.pdf)andles all key scanning and decoding and can flag the main processor, via an interrupt line, that new key events have occurred. GPI changes and logic changes can also be tracked

FUNCTIONAL BLOCK DIAGRAM

as events via the FIFO, eliminating the need to monitor different registers for event changes. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) is equipped with a FIFO to store up to 16 events. Events can be read back by the processor via an I²C-compatible interface.

The [ADP5586 e](http://www.analog.com/ADP5586?doc=ADP5586.pdf)liminates the need for the main processor to monitor the keypad, thus reducing power consumption and/or increasing processor bandwidth for performing other functions.

The programmable logic functions allow common logic requirements to be integrated as part of the GPIO expander, thus saving board area and cost.

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADP5586.pdf&page=%201&product=ADP5586&rev=0)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

3/13-Revision 0: Initial Version

SPECIFICATIONS

VDD = [1](#page-3-1).8 V to 3.3 V, $T_A = T_J = -40\degree C$ to +85 $\degree C$, unless otherwise noted.¹

Table 1.

 1 All limits at temperature extremes are guaranteed via correlation, using standard statistical quality control (SQC). Typical values are at T $_{\rm A}$ = 25°C, VDD = 1.8 V.

² Guaranteed by design.

 3 All timers are referenced from the base oscillator and have the same $\pm 10\%$ accuracy.

I ²C TIMING SPECIFICATIONS

Table 2.

 1 C_B is the total capacitance of one bus line in picofarads (pF).

Timing Diagram

Figure 2. I²C Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 3.

¹ In applications where high power dissipation and poor thermal resistance are present, the maximum ambient temperature may need to be derated. Maximum ambient temperature $(T_{A \, (MAX)})$ is dependent on the maximum operating junction temperature ($T_{J (MAXOP)} = 125^{\circ}$ C), the maximum power dissipation of the device ($P_{D (MAX)}$), and the junction-to-ambient thermal resistance of the device/package in the application (θ_{JA}), using the following equation: $T_{A (MAX)} = T_{J (MAXOP)} - (\theta_{JA} \times P_{D (MAX)}).$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to GND.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a printed circuit board (PCB) for surface-mount packages.

Table 4.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 5. Pin Function Descriptions

THEORY OF OPERATION

***R5 AVAILABLE ON ADP5586ACBZ-01-R7 ONLY.**

Figure 4. Internal Block Diagram

DEVICE ENABLE

When sufficient voltage is applied to VDD and the $\overline{\text{RST}}$ pin is driven with a logic high level, th[e ADP5586 s](http://www.analog.com/ADP5586?doc=ADP5586.pdf)tarts up in standby mode with all settings at default. The user can configure the device via the I²C interface. When the RST pin is low, the [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) enters a reset state and all settings return to default. The $\overline{\text{RST}}$ pin features a debounce filter.

If the ADP5586ACBZ-01-R7 device model is used, the RST pin acts as an additional row pin (R5). To reset the part without a reset pin, either bring VDD below the UVLO threshold, or set the SW_RESET bit to 1 (Register 0x3D, Bit 2).

DEVICE OVERVIEW

The [ADP5586 c](http://www.analog.com/ADP5586?doc=ADP5586.pdf)ontains 10 multiconfigurable input/output pins. Each pin can be programmed to enable the device to carry out its various functions, as follows:

- Keypad matrix decoding (five-column by five-row matrix maximum)
- General-purpose I/O expansion (up to 10 inputs/outputs)
- Reset generator
- Logic function building blocks (up to three inputs and one output)
- Two pulse generators

All 10 input/output pins have an I/O structure as shown in [Figure 5.](#page-7-2)

Each I/O can be pulled up with a 100 k Ω or 300 k Ω resistor or pulled down with a 300 k Ω resistor. For logic output drive, each I/O has a 5 mA PMOS source and a 10 mA NMOS sink for a pushpull type output. For open-drain output situations, the 5 mA PMOS source is not enabled. For logic input applications, each I/O can be sampled directly or, alternatively, sampled through a debounce filter.

The I/O structure shown i[n Figure 5 a](#page-7-2)llows for all GPI and GPO functions, as well as PWM and clock divide functions. For key matrix scan and decode, the scanning circuit uses the 100 k Ω or 300 kΩ resistor for pulling up the keypad row pins and the 10 mA NMOS sinks for grounding the keypad column pins (see the [Key Scan Control s](#page-9-0)ection for details about key decoding).

Configuration of the device is carried out by programming an array of internal registers via the I²C interface. Feedback of device status and pending interrupts can be flagged to an external processor by using the INT pin.

The [ADP5586 i](http://www.analog.com/ADP5586?doc=ADP5586.pdf)s offered with three feature sets[. Table 6](#page-7-3) lists the options that are available for each model of the [ADP5586.](http://www.analog.com/ADP5586?doc=ADP5586.pdf) Contact your local Analog Devices, Inc., field applications engineers for availability and/or alternate configurations.

Table 6. Matrix Options by Device Model[1](#page-10-0)

¹ Contact Analog Devices for availability of configurations not shown here.

FUNCTIONAL DESCRIPTION **EVENT FIFO**

Before going into detail on the various blocks of th[e ADP5586,](http://www.analog.com/ADP5586?doc=ADP5586.pdf) it is important to understand the function of the event FIFO that is featured in the [ADP5586.](http://www.analog.com/ADP5586?doc=ADP5586.pdf) The event FIFO (Register 0x03 to Register 0x12) can record as many as 16 events. By default, the FIFO primarily records key events, such as key press and key release. However, it is possible to configure the general-purpose input (GPI) and logic activity to generate event information on the FIFO, as well. An event count, EC[4:0] (Register 0x02, Bits[4:0]), is composed of five bits and works in tandem with the FIFO so that the user knows how many events are stored in the FIFO.

The FIFO consists of sixteen 8-bit elements. Bits[6:0] of each element store the event identifier, and Bit 7 stores the event state. The user can read the top element of the FIFO from any of the FIFO_1 through FIFO_16 registers. Th[e ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) has multiple copies of the FIFO register to allow reading of the complete FIFO with a single I²C burst read.

Figure 6. Breakdown of Eventx[7:0] Bits

Figure 7. FIFO Operation

The FIFO registers always point to the top of the FIFO (that is, the location of EVENT1[7:0]). If the user tries to read back from any location in a FIFO, data is always obtained from the top of that FIFO. This ensures that events can be read back only in the order in which they occurred, thereby ensuring the integrity of the FIFO system.

As stated previously, some of the on-board functions of the [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) can be programmed to generate events on the FIFO. A FIFO update control block manages updates to the FIFO. If an I²C transaction is accessing any of the FIFO address locations, updates are paused until the I²C transaction is complete.

A FIFO overflow event occurs when more than 16 events are generated prior to an external processor reading a FIFO and clearing it.

If an overflow condition occurs, the overflow interrupt status bit is set (OVRFLOW_INT, Register 0x01, Bit 2). An interrupt is generated if an overflow interrupt is enabled, signaling to the processor that more than 16 events have occurred.

ADP5586 Data Sheet

KEY SCAN CONTROL

General

The 10 input/output pins can be configured to decode a keypad matrix up to a maximum size of 25 switches (5×5 matrix) using the PIN_CONFIG_A, PIN_CONFIG_B, and PIN_CONFIG_C registers (Registers 0x3A through 0x3C). Smaller matrices can also be configured, making the unused row and column pins available for other I/O functions.

The R0 through R4 I/O pins comprise the rows of the keypad matrix. The C0 through C4 I/O pins comprise the columns of the keypad matrix. Pins that are used as rows are pulled up via the internal 300 kΩ (or 100 kΩ) resistors. Pins that are used as columns are driven low via the internal NMOS current sink.

[Figure 8](#page-9-1) shows a simplified representation of the key scan block using three row pins and three column pins connected to a small 3×3 , nine-switch keypad matrix. When the key scanner is idle, the row pins are pulled high and the column pins are driven low. The key scanner operates by checking the row pins to see if they are low.

If Switch 6 in the matrix is pressed, R1 connects to C2. The key scan circuit senses that one of the row pins has been pulled low, and a key scan cycle begins. Key scanning involves driving all column pins high, then driving each column pin low, one at a time, and sensing whether a row pin is low. All row/column pairs are scanned; therefore, if multiple keys are pressed, they are detected.

To prevent a glitch or narrow press time from being registered as a valid key press, the key scanner requires that the key be pressed for two scan cycles. The key scanner has a wait time between each scan cycle; therefore, the key must be pressed and held for at least this wait time to register as being pressed. If the key is continuously pressed, the key scanner continues to scan and wait for as long as the key is pressed.

If Switch 6 is released, the connection between R1 and C2 breaks, and R1 is pulled high. The key scanner requires that the key be released for two scan cycles because the release of a key is not necessarily in sync with the key scanner. Up to two full wait/scan cycles may be required for a key to register as released. When the key registers as released, and no other keys are pressed, the key scanner returns to idle mode.

For the remainder of this data sheet, the press/release status of a key is represented as simply a logic signal in the figures. A logic high level represents the key status as pressed, and a logic low level represents released. This eliminates the need to draw individual row/column signals when describing key events.

[Figure 10](#page-10-1) shows a detailed representation of the key scan block and its associated control and status signals. When all row and column pins are used, a matrix of 25 unique keys can be scanned.

Use the PIN_CONFIG_A[5:0] and PIN_CONFIG_B[4:0] registers (Register 0x3A and Register 0x3B, respectively) to configure the I/Os for keypad decoding. The number label on each key switch represents the event identifier that is recorded if that switch is pressed. If all row/column pins are configured, it is possible to observe all 25 key identifiers on the FIFO.

If a smaller 2×2 matrix is configured, for example, by using the C2 and C3 column pins and the R1 and R2 row pins, only four event identifiers (8, 9, 13, and 14) can possibly be observed on the FIFO, as shown in [Figure 10.](#page-10-1)

By default, th[e ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) records key presses and releases on the FIFO[. Figure 11](#page-10-2) illustrates what happens when a single key is pressed and released. Initially, the key scanner is idle. When Key 3 is pressed, the scanner begins scanning through all configured row/column pairs. After the scan wait time, the scanner again scans through all configured row/column pairs and detects that Key 3 has remained pressed, which sets the EVENT_INT interrupt bit (Register 0x01, Bit 0). The event counter, EC[4:0] (Register 0x02, Bits[4:0]), is then incremented to 1; EVENT1_IDENTIFIER[6:0] of the FIFO is updated with its event identifier set to 3; and its EVENT1_STATE bit is set to 1, indicating a key press.

Figure 11. Press and Release Event

The key scanner continues the scan/wait cycles while the key remains pressed. If the scanner detects that the key has been released for two consecutive scan cycles, the event counter, EC[4:0], is incremented to 2, and EVENT2_IDENTIFIER[6:0] of the FIFO is updated with its event identifier set to 3. The EVENT2_STATE bit is set to 0, indicating a release. The key scanner returns to idle mode because no other keys are pressed.

The EVENT INT interrupt (Register 0x01, Bit 0) can be triggered by both press and release key events. As shown in [Figure 12,](#page-11-0) if Key 3 is pressed, EVENT_INT is asserted, EC[4:0] is updated, and the FIFO is updated. During the time that the key remains pressed, it is possible for the FIFO to be read, the event counter decremented to 0, and EVENT_INT cleared. When the key is finally released, EVENT_INT is asserted, the event counter is incremented, and the FIFO is updated with the release event information.

Figure 12. Asserting the EVENT_INT Interrupt Keypad Extension

As shown in [Figure](#page-10-1) 10, the keypad can be extended if each row is connected directly to ground by a switch. If the switch placed between R0 and ground is pressed, the entire row is grounded. When the key scanner completes scanning, it normally detects Key 1 to Key 5 as being pressed; however, this unique condition is decoded by the [ADP5586,](http://www.analog.com/ADP5586?doc=ADP5586.pdf) and Key Event 31 is assigned to it. Up to five more key event assignments are possible, allowing the keypad size to extend up to 30. However, if one of the extended keys is pressed, none of the keys on that row is detectable. The activation of a ground key causes all other keys sharing that row to be undetectable.

Precharge Time

During a scan sequence, a row scans through the columns sequentially. Each row/column combination is tested at a rate that is defined by the KEY_POLL_TIME bits (Register 0x39, Bits[1:0]). Within each of these scan times, each column is scanned for a time defined by the PRECHARGE_TIME bit (Register 0x39, Bit 3). As shown in [Figure 13,](#page-11-1) the resistance capacitance (RC) time constant, which is defined by the series resistance (from pull-up/pull-down, for example) and parallel capacitance that is seen on the individual columns, affects the sampling of a key press event.

The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) samples the state of the row/column pairs near the end of the precharge time. By extending this time, higher RC time constants can be accommodated. For applications that use physical buttons, the RC time constant is usually not an issue, but if external relay switches or multiple external muxes are attached to columns, the RC constant may increase. Using a smaller pull-up resistor on the rows (Register 0x3C, Bit 7) reduces the RC time constant.

Ghosting

Ghosting is an occurrence where, given certain key press combinations on a keypad matrix, a false positive reading of an additional key is detected. Ghosting is created when three or more keys are pressed simultaneously on multiple rows or columns (see [Figure 14\)](#page-11-2). Key combinations that form a right angle on the keypad matrix may cause ghosting.

Figure 14. Ghosting Example: Column 0/Row 3 is a Ghost Key Due to a Short Among Row 0, Column 0, Column 2, and Row 3 During Key Press

The solution to ghosting is to select a keypad matrix layout that takes into account three key combinations that are most likely to be pressed together. Multiple keys that are pressed across one row or across one column do not cause ghosting. Staggering keys so that they do not share a column also avoids ghosting. The most common practice is to place keys in the same row or column that are likely to be pressed at the same time. Some examples of keys that are likely to be pressed at the same time are as follows:

- The navigation keys in combination with the Select key
- The navigation keys in combination with the space bar
- The reset combination keys, such as CTRL + ALT + DEL

GPI INPUT

Each of the 10 input/output lines can be configured as a generalpurpose logic input line using the GPIO_INP_EN_A and GPIO_INP_EN_B registers (Register 0x29 and Register 0x2A). GPIO lines can be configured to allow both input and output at the same time. [Figure 15](#page-12-2) shows a detailed representation of the GPI scan and detect block and its associated control and status signals.

Figure 15. GPI Scan and Detect Block

The current input state of each GPI can be read back using the GPI_STATUS_x registers (Register 0x15 and Register 0x16). Each GPI can be programmed to generate an interrupt via the GPI_INTERRUPT_EN_x registers (Register 0x1F and Register 0x20). The interrupt status is stored in the GPI_INT_ STAT_x registers (Register 0x13 and Register 0x14). GPI interrupts can be programmed to trigger on the positive or negative edge by configuring the GPI_INT_LEVEL_x registers (Register 0x1B and Register 0x1C). If any GPI interrupt is triggered, the master GPI_INT interrupt bit (Register 0x01, Bit 1) is also triggered. [Figure 16](#page-12-3) shows a single GPI and how it affects its corresponding status and the interrupt status bits.

GPIs can be programmed to generate FIFO events via the GPI_EVENT_EN_x registers (Register 0x1D and Register 0x1E). GPIs in this mode do not generate GPI_INT interrupts. Instead, they generate EVENT_INT interrupts (Register 0x01, Bit 0). [Figure 17](#page-12-4) shows several GPI lines and their effects on the FIFO and event count, EC[4:0].

The GPI scanner is idle until it detects a level transition. It then scans the GPI inputs and updates accordingly. After updating, it returns immediately to idle; it does not scan/wait, like the key scanner. As a result, the GPI scanner can detect both edges of narrow pulses after they pass the 70 μs input debounce filter.

GPO OUTPUT

Each of the 10 input/output lines can be configured as a generalpurpose output (GPO) line using the GPIO_OUT_EN_A and GPIO_OUT_EN_B registers (Register 0x27 and Register 0x28). GPIO lines can be configured to allow both input and output at the same time (se[e Figure 5 f](#page-7-2)or a detailed diagram of the I/O structure). GPO configuration and usage are programmed in the GPO_DATA_OUT_x and GPO_OUT_MODE_x registers (Register 0x23 to Register 0x26). See th[e Detailed Register](#page-20-0) [Descriptions](#page-20-0) section for more information.

LOGIC BLOCK

Several of the [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) input/output lines can be used as inputs and outputs for implementing some common logic functions.

The R1, R2, and R3 input/output pins can be used as inputs, and the R0 input/output pin can be used as an output for the logic block. When the R1, R2, and R3 input lines are used, the GPIO_4_INP_EN, GPIO_3_INP_EN, and GPIO_2_INP_EN bits (Register 0x29, Bits[3:1]) must be enabled to accept inputs. When the R0 pin is used as an output for the logic block, the GPIO_1_OUT_EN bit (Register 0x27, Bit 0) must be enabled.

The outputs from the logic block can be configured to generate interrupts. They can also be configured to generate events on the FIFO.

[Figure 19](#page-13-1) shows a detailed diagram of the internal makeup of the logic block, illustrating the possible logic functions that can be implemented.

Figure 19. Logic Block Internal Makeup

RESET BLOCK

The [ADP5586 f](http://www.analog.com/ADP5586?doc=ADP5586.pdf)eatures a reset block that can generate reset conditions if certain events are detected simultaneously. Up to three reset trigger events can be programmed for RESET_OUT. The event scan control blocks monitor whether these events are present for the duration of RESET_TRIG_TIME[3:0] (Register 0x2E, Bits[5:2]). If they are present, reset-initiate signals are sent to the reset generator blocks. The generated reset signal pulse width is programmable.

The RESET OUT signal uses the R4 I/O pin as its output, which must be configured via the GPIO_5_OUT_EN bit (Register 0x27, Bit 4) to enable the output function. A passthrough mode also allows the RST pin function to be output on the R4 pin.

The reset generation signals are useful in situations where the system processor has locked up and the system is unresponsive to input events. The user can press one of the reset event combinations and initiate a system-wide reset, which eliminates the need to remove the battery from the system and perform a hard reset.

The use of the immediate trigger time setting (se[e Table 55\)](#page-33-0) is recommended only in very low noise conditions with good debounce; otherwise, false triggering may occur.

INTERRUPTS

The $\overline{\text{INT}}$ pin can be asserted low if any of the internal interrupt sources is active. The user can select which internal interrupts interact with the external interrupt pin in Register 0x3E (see [Table 71\)](#page-39-0). Register 0x3D allows the user to choose whether the external interrupt pin remains asserted, or deasserts for 50 µs and then reasserts, as in the case where multiple internal interrupts are asserted and one is cleared (se[e Table 70\)](#page-38-0).

PULSE GENERATORS

The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) contains two pulse generators that are suitable for driving indicator LED drive signals, as well as watchdog timers and other extended time pulsed applications. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) allows for eight bits of definition for both the on time and period of the generated pulse. To allow for extended timings, the user can choose between a 1 ms clock and a 125 ms clock to increment these timers. The PULSE_GEN_1_PERIOD and PULSE_GEN_2_PERIOD registers (Register 0x30 and Register 0x33, respectively) define the periods of the two pulse generators. Choosing a clock period of 125 ms in the PULSE_GEN_CONFIG register (Register 0x35, Bit 1 and Bit 5) allows for the setting of pulse generator periods of up to 31.875 sec. Setting the PULSE_GEN_x_ON_CLK bit to a step size of 125 ms and the PULSE_GEN_x_PRD_CLK bit to a step size of 1 ms is not a supported configuration.

To support active low applications, a signal inversion can be programmed in the PULSE_GEN_CONFIG register, using Bit 7 and Bit 3 (PULSE_GEN_x_INV). Delays can be introduced to create synchronized offsets between the channels. If both channels are enabled at the same time (that is, enabled from the same I²C write), the difference in delays is the offset between the channels. If a single channel is active and delays are to be synchronized, the user must first disable both pulse generators before enabling both pulse generators with the same I²C write command. The delay counter uses the same clock selection as the period counter. See [Table 56](#page-33-1) through [Table 61](#page-35-0) for more details. To enable pulse generator output on C1 and/or C0, the GPIO_8_OUT_EN bit and/or the GPIO_7_OUT_EN bit (Register 0x28, Bits[1:0]) must be enabled.

Figure 23. Example Pulse Generator Timing

REGISTER INTERFACE

Register access to the [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) is acquired via its I²C-compatible serial interface. The interface can support clock frequencies of up to 1 MHz. If the user is accessing the FIFO or key event counter (KEC), FIFO/KEC updates are paused. If the clock frequency is very low, events may not be recorded in a timely manner. FIFO or KEC updates can happen up to 23 µs after an interrupt is asserted because of the number of I²C cycles required to perform an I²C read or write. This delay should not present an issue to the user.

[Figure 24](#page-16-1) shows a typical write sequence for programming an internal register. The cycle begins with a start condition, followed by the hard coded 7-bit device address, which for the [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) is 0x34, followed by the R/\overline{W} bit set to 0 for a write cycle. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the address byte by pulling the data line low. The address of the register to which data is to be written is sent next. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the register pointer byte by pulling the data line low. The data byte to be written is sent next. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the data byte by pulling the data line low. A stop condition completes the sequence.

[Figure 25](#page-16-2) shows a typical multibyte write sequence for programming internal registers. The cycle begins with a start condition followed by the 7-bit device address (0x34), followed by the

R/W bit, which is set to 0 for a write cycle. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf)[6](http://www.analog.com/ADP5586) acknowledges the address byte by pulling the data line low. The address of the register to which data is to be written is sent next. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the register pointer byte by pulling the data line low. The data byte to be written is sent next. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the data byte by pulling the data line low. The pointer address is then incremented to write the next data byte, until it finishes writing the n data byte. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) pulls the data line low after every byte, and a stop condition completes the sequence.

[Figure 26](#page-16-3) shows a typical byte read sequence for reading internal registers. The cycle begins with a start condition followed by the 7-bit device address, followed by the R/W bit set to 0 for a write cycle. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the address byte by pulling the data line low. The address of the register from which data is to be read is sent next. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the register pointer byte by pulling the data line low. A start condition is repeated, followed by the 7-bit device address (0x34), followed by the R/\overline{W} bit set to 1 for a read cycle. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the address byte by pulling the data line low. The 8-bit data is then read. The host pulls the data line high (no acknowledge), and a stop condition completes the sequence.

[Figure 27](#page-17-0) shows a typical multibyte read sequence for reading internal registers. The cycle begins with a start condition followed by the 7-bit device address (0x34), followed by the R/W bit set to 0 for a write cycle. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the address byte by pulling the data line low. The address of the register from which data is to be read is sent next. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the register pointer byte by pulling the data line low. A start condition is repeated, followed by the 7-bit device address (0x34),

followed by the R/\overline{W} bit set to 1 for a read cycle. The [ADP5586](http://www.analog.com/ADP5586?doc=ADP5586.pdf) acknowledges the address byte by pulling the data line low. Next, the 8-bit data is then read. The address pointer is then incremented to read the next data byte, and the host continues to pull the data line low for each byte (master acknowledge) until the n data byte is read. The host pulls the data line high (no acknowledge) after the last byte is read, and a stop condition completes the sequence.

REGISTER MAP

Table 7.

¹ R means read, W means write, and R/W means read/write.

DETAILED REGISTER DESCRIPTIONS

Note that all registers default to 0000 0000, unless otherwise specified.

ID, Register 0x00

Default: 0011 XXXX (where X = don't care)

Table 8. ID Bit Descriptions

INT_STATUS, Register 0x01

Table 9. INT_STATUS Bit Descriptions

1 Interrupt bits are cleared by writing a 1 to the flag; writing a 0 or reading the flag has no effect.

Status, Register 0x02

Table 10. Status Bit Descriptions

FIFO_1, Register 0x03

Table 11. FIFO_1 Bit Descriptions

ADP5586 Data Sheet

FIFO_2, Register 0x04

Table 13. FIFO_2 Bit Descriptions

FIFO_3, Register 0x05

Table 14. FIFO_3 Bit Descriptions

FIFO_4, Register 0x06

Table 15. FIFO_4 Bit Descriptions

FIFO_5, Register 0x07

Table 16. FIFO_5 Bit Descriptions

FIFO_6 Register 0x08

Table 17. FIFO_6 Bit Descriptions

FIFO_7, Register 0x09

Table 18. FIFO_7 Bit Descriptions

FIFO_8, Register 0x0A

Table 19. FIFO_8 Bit Descriptions

FIFO_9, Register 0x0B

Table 20. FIFO_9 Bit Descriptions

FIFO_10, Register 0x0C

Table 21. FIFO_10 Bit Descriptions

FIFO_11, Register 0x0D

Table 22. FIFO_11 Bit Descriptions

FIFO_12, Register 0x0E

Table 23. FIFO_12 Bit Descriptions

FIFO_13, Register 0x0F

Table 24. FIFO_13 Bit Descriptions

FIFO_14, Register 0x10

Table 25. FIFO_14 Bit Descriptions

FIFO_15, Register 0x11

Table 26. FIFO_15 Bit Descriptions

FIFO_16, Register 0x12

Table 27. FIFO_16 Bit Descriptions

GPI_INT_STAT_A, Register 0x13

Table 28. GPI_INT_STAT_A Bit Descriptions

GPI_INT_STAT_B, Register 0x14

Table 29. GPI_INT_STAT_B Bit Descriptions

GPI_STATUS_A, Register 0x15

GPI_STATUS_B, Register 0x16

Table 31. GPI_STATUS_B Bit Descriptions

R_PULL_CONFIG_A, Register 0x17

Default = 0101 0101

Table 32. R_PULL_CONFIG_A Bit Descriptions

R_PULL_CONFIG_B, Register 0x18

Default = 0000 0101

Table 33. R_PULL_CONFIG_B Bit Descriptions

R_PULL_CONFIG_C, Register 0x19

Default = 0101 0001

Table 34. R_PULL_CONFIG_C Bit Descriptions

R_PULL_CONFIG_D, Register 0x1A

Default = 0000 0001

Table 35. R_PULL_CONFIG_D Bit Descriptions

GPI_INT_LEVEL_A, Register 0x1B

Table 36. GPI_INT_LEVEL_A Bit Descriptions

GPI_INT_LEVEL_B, Register 0x1C

Table 37. GPI_INT_LEVEL_B Bit Descriptions

GPI_EVENT_EN_A, Register 0x1D

¹ GPIs in this mode are considered FIFO events and can be used for unlock purposes. GPI activity in this mode causes EVENT_INT interrupts. GPIs in this mode do not generate GPI_INT interrupts.

GPI_EVENT_EN_B, Register 0x1E

Table 39. GPI_EVENT_EN_B Bit Descriptions

¹ GPIs in this mode are considered FIFO events and can be used for unlock purposes. GPI activity in this mode causes EVENT_INT interrupts. GPIs in this mode do not generate GPI_INT interrupts.

GPI_INTERRUPT_EN_A, Register 0x1F

Table 40. GPI_INTERRUPT_EN_A Bit Descriptions

GPI_INTERRUPT_EN_B, Register 0x20

Table 41. GPI_INTERRUPT_EN_B Bit Descriptions

DEBOUNCE_DIS_A, Register 0x21

Table 42. DEBOUNCE_DIS_A Bit Descriptions

DEBOUNCE_DIS_B, Register 0x22

Table 43. DEBOUNCE_DIS_B Bit Descriptions

GPO_DATA_OUT_A, Register 0x23

Table 44. GPO_DATA_OUT_A Bit Descriptions

GPO_DATA_OUT_B, Register 0x24

Table 45. GPO_DATA_OUT_B Bit Descriptions

GPO_OUT_MODE_A, Register 0x25

Table 46. GPO_OUT_MODE_A Bit Descriptions

GPO_OUT_MODE_B, Register 0x26

Table 47. GPO_OUT_MODE_B Bit Descriptions

GPIO_OUT_EN_A, Register 0x27

Table 48. GPIO_OUT_EN_A Bit Descriptions

GPIO_OUT_EN_B, Register 0x28

Table 49. GPIO_OUT_EN_B Bit Descriptions

GPIO_INP_EN_A, Register 0x29

Table 50. GPIO_INP_EN_A Bit Descriptions

GPIO_INP_EN_B, Register 0x2A

RESET_EVENT_A, Register 0x2B

Table 52. RESET_EVENT_A Bit Descriptions

RESET_EVENT_B, Register 0x2C

Table 53. RESET_EVENT_B Bit Descriptions

RESET_EVENT_C, Register 0x2D

Table 54. RESET_EVENT_C Bit Descriptions

RESET_CFG, Register 0x2E

Table 55. RESET_CFG Bit Descriptions

PULSE_GEN_1_DELAY, Register 0x2F

Table 56. PULSE_GEN_1_DELAY Bit Descriptions

PULSE_GEN_1_PERIOD, Register 0x30

Table 57. PULSE_GEN_1_PERIOD Bit Descriptions

PULSE_GEN_1_ON_TIME, Register 0x31

Table 58. PULSE_GEN_1_ON_TIME Bit Descriptions

PULSE_GEN_2_DELAY, Register 0x32

Table 59. PULSE_GEN_2_DELAY Bit Descriptions

PULSE_GEN_2_PERIOD, Register 0x33

Table 60. PULSE_GEN_2_PERIOD Bit Descriptions

Bits	Bit Name	Access	Description		
[7:0]	PULSE GEN 2 PERIOD[7:0]	Read/write	Defines period of Pulse Generator 2. Period is defined as the number of clock cycles of the chosen period clock speed (see Register 0x35). For example,		
				PULSE_GEN_2_PRD_CLK	
			PULSE_GEN_2_PERIOD	0	
			0000 0000	0 _{ms}	0 _{ms}
			0000 0001	1 ms	125 ms
			0000 0010	2 _{ms}	250 ms
			0000 0011	3 _{ms}	375 ms
			0000 0100	4 ms	500 ms
			\cdots	\cdots	\cdots
			1111 1110	254 ms	31.750 sec
			1111 1111	255 ms	31.875 sec

PULSE_GEN_2_ON_TIME, Register 0x34

PULSE_GEN_CONFIG, Register 0x35

Table 62. PULSE_GEN_CONFIG Bit Descriptions

LOGIC_CFG, Register 0x36

Table 63. LOGIC_CFG Bit Descriptions

LOGIC_FF_CFG, Register 0x37

LOGIC_INT_EVENT_EN, Register 0x38

POLL_TIME_CFG, Register 0x39

Table 66. POLL_TIME_CFG Bit Descriptions

PIN_CONFIG_A, Register 0x3A

Table 67. PIN_CONFIG_A Bit Descriptions

PIN_CONFIG_B, Register 0x3B

Table 68. PIN_CONFIG_B Bit Descriptions

PIN_CONFIG_C, Register 0x3C

Table 69. PIN_CONFIG_C Bit Descriptions

GENERAL_CFG, Register 0x3D

Table 70. GENERAL_CFG Bit Descriptions

INT_EN, Register 0x3E

Table 71. INT_EN Bit Descriptions

APPLICATIONS SCHEMATIC

Figure 28. Typical Applications Schematic

OUTLINE DIMENSIONS

Figure 29. 16-Ball Wafer Level Chip Scale Package [WLCSP] (CB-16-10) Dimensions shown in millimeters

01-20-2011-A

ORDERING GUIDE

¹ Z = RoHS Compliant Part.

NOTES

ADP5586 Data Sheet

NOTES

I ²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

©2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D11148-0-3/13(0)

www.analog.com