RENESAS

DATASHEET

ISL43L210

Ultra Low ON-Resistance, +1.1V to +4.5V Single Supply, SPDT Analog Switch

FN6131 Rev 0.00 March 15, 2005

The Intersil ISL43L210 device is a low ON-resistance, low voltage, bidirectional, single pole/double throw (SPDT) analog switch designed to operate from a single +1.1V to +4.5V supply. Targeted applications include battery powered equipment that benefit from low on-resistance and fast switching speeds (t_{ON} = 7ns, t_{OFF} = 3ns). The digital logic input is 1.8V CMOS compatible when using a single +3V supply.

Cell phones, for example, often face ASIC functionality limitations. The number of analog input or GPIO pins may be limited and digital geometries are not well suited to analog switch performance. This part may be used to "mux-in" additional functionality while reducing ASIC design risk. The ISL43L210 is offered in a 6 lead SC70 package, alleviating board space limitations.

The ISL43L210 is a committed SPDT that consist of one normally open (NO) and one normally closed (NC) switch. This configuration can also be used as a 2-to-1 multiplexer.

TABLE 1. FEATURES AT A GLANCE

Number of Switches	1	
SW	SPDT or 2-1 MUX	
1.8V R _{ON}	0.75Ω	
1.8V t _{ON} /t _{OFF}	16ns/5ns	
3V R _{ON}	0.38Ω	
3V t _{ON} /t _{OFF}	8ns/4ns	
4.3V R _{ON}	0.34Ω	
4.3V t _{ON} /t _{OFF}	7ns/3ns	
Package	6 Ld SC70	

Features

- · Pb-free available (RoHS compliant)
- Drop In replacement for the MAX4714
- ON resistance (R_{ON})

	_{CC} = +4.3V	
	CC = +1.8V 0.75	
• R _{OI}	matching between channels 0.002	Ω
• R _{OI}	l flatness	Ω
 Sinę 	le supply operation	δV
• Fas	switching action (+3.9V Supply)	
	switching action (+3.9V Supply)	าร
- t _C	5	
- t(- t(N · · · · · · · · · · · · · · · · · · ·	
- t(- t(• Gua	N · · · · · · · · · · · · · · · · · · ·	าร

• 6 lead SC70 package

Applications

- · Battery powered, handheld, and portable equipment
 - Cellular/mobile phones
 - Pagers
 - Laptops, notebooks, palmtops
- · Portable test and measurement
- · Medical equipment
- · Audio and video switching


Related Literature

 Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"



Pinout (Note 1)

ISL43L210 (SC70) TOP VIEW



NOTE:

1. Switches Shown for Logic "0" Input.

Truth Table

LOGIC	PIN NC	PIN NO
0	On	Off
1	Off	On

NOTE: Logic "0" ${\leq}0.5V.$ Logic "1" ${\geq}1.4V$ with a 3V supply.

Pin Descriptions

PIN	FUNCTION
V+	System Power Supply Input (+1.1V to +4.5V)
GND	Ground Connection
IN	Digital Control Input
COM	Analog Switch Common Pin
NO	Analog Switch Normally Open Pin
NC	Analog Switch Normally Closed Pin

Ordering Information

PART NO. (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL43L210IH-T (CMA)	-40 to 85	6 Ld SC70 Tape and Reel	P6.049
ISL43L210IHZ-T (CMA) (See Note)	-40 to 85	6 Ld SC70 Tape and Reel (Pb-free)	P6.049

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



Absolute Maximum Ratings

V+ to GND0.3 to 4.7V Input Voltages
NO, NC, IN (Note 2)
Output Voltages
COM (Note 2)
Continuous Current NO, NC, or COM ±150mA
Peak Current NO, NC, or COM
(Pulsed 1ms, 10% Duty Cycle, Max) ±300mA
ESD Rating:
HBM >
MM
CDM>1000V

Thermal Information

Thermal Resistance (Typical, Note 3)	θ _{JA} (°C/W)
6 Ld SC70 Package	590
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range65	5°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(Lead Tips Only)	

Operating Conditions

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 2. Signals on NC, NO, IN, or COM exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 3. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications - 4.3V Supply Test Conditions: V + = +3.9V to +4.5V, GND = 0V, $V_{INH} = 1.6V$, $V_{INL} = 0.5V$ (Notes 4, 6),

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	V+ = 3.9V, I_{COM} = 100mA, V_{NO} or V_{NC} = 2.2V	25	-	0.36	-	Ω
	(See Figure 5)	Full	-	0.4	-	Ω
R _{ON} Matching Between Channels,	V+ = 3.9V, I_{COM} = 100mA, V_{NO} or V_{NC} = 2.2V	25	-	0.002	-	Ω
ΔR _{ON}		Full	-	0.003	-	Ω
R _{ON} Flatness, R _{FLAT(ON)}	$V_{+} = 3.9V, I_{COM} = 100$ mA, V_{NO} or $V_{NC} = 0.8V, 2.2V,$	25	-	0.06	-	Ω
	3.5V, (Note 7)	Full	-	0.08	-	Ω
NO or NC OFF Leakage Current,	V+ = 4.5V, V _{COM} = 0.3V, 3V, V _{NO} or V _{NC} = 3V, 0.3V	25	-30	-	30	nA
INO(OFF) or INC(OFF)		Full	-100	-	100	nA
COM ON Leakage Current,	V+ = 4.5V, V _{COM} = 0.3V, 3V, or V _{NO} or V _{NC} = 0.3V, 3V,	25	-30	-	30	nA
ICOM(ON)	or Floating	Full	-100	-	-100	nA
DYNAMIC CHARACTERISTICS		I	1 1		-	P.
Turn-ON Time, t _{ON}	$V_{+} = 3.9V, V_{NO} \text{ or } V_{NC} = 1.5V, R_{L} = 50\Omega, C_{L} = 35pF$	25	-	7	15	ns
	(See Figure 1, Note 8)	Full	-	-	MAX V+ - - - - - - - - 30 100 30 -100	ns
Turn-OFF Time, t _{OFF}	V+ = 3.9V, V _{NO} or V _{NC} = 1.5V, R _L = 50 Ω , C _L = 35pF	25	-	3	10	ns
	(See Figure 1, Note 8)	Full	-	-	15	ns
Break-Before-Make Time Delay, t_D	V+ = 4.5V, V _{NO} or V _{NC} = 1.5V, R _L = 50 Ω , C _L = 35pF (See Figure 3, Note 8)	Full	1	3	-	ns
Charge Injection, Q	V_G = V+/2, R _G = 0Ω, C _L = 1.0nF (See Figure 2)	25	-	25	-	рС
OFF Isolation	R_L = 50 Ω , C_L = 5pF, f = 100kHz, V_{COM} = 1 V_{RMS} (See Figure 4)	25	-	-70	-	dB
Crosstalk (Channel-to-Channel)	$R_L = 50\Omega$, $C_L = 5pF$, f = 100kHz, $V_{COM} = 1V_{RMS}$ (See Figure 6)	25	-	-70	-	dB

FN6131 Rev 0.00 March 15, 2005



Electrical Specifications - 4.3V Supply

Test Conditions: V+ = +3.9V to +4.5V, GND = 0V, V_{INH} = 1.6V, V_{INL} = 0.5V (Notes 4, 6), Unless Otherwise Specified **(Continued)**

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS
Total Harmonic Distortion	f = 20Hz to 20kHz, V_{COM} = 2 V_{P-P} , R_L = 32 Ω	25	-	0.006	-	%
NO or NC OFF Capacitance, COFF	f = 1MHz, V_{NO} or V_{NC} = V_{COM} = 0V, (See Figure 7)	25	-	40	-	pF
COM ON Capacitance, C _{COM(ON)}	f = 1MHz, V_{NO} or V_{NC} = V_{COM} = 0V, (See Figure 7)	25	-	100	-	pF
POWER SUPPLY CHARACTERIST	ics				<u>+</u>	
Power Supply Range		Full	1.1	-	4.5	V
Positive Supply Current, I+	V+ =+4.5V, V _{IN} = 0V or V+	25	-	-	0.05	μA
		Full	-	-	0.4	μA
DIGITAL INPUT CHARACTERISTIC	S	1	1	L	-1	1
Input Voltage Low, VINL		Full	-	-	0.5	V
Input Voltage High, V _{INH}		Full	1.6	-	-	V
Input Current, I _{INH} , I _{INL}	V+ = 4.5V, V _{IN} = 0V or V+ (Note 8)	Full	-0.5	-	0.5	μA

NOTES:

4. V_{IN} = input voltage to perform proper function.

5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

6. Parts are 100% tested at +25°C. Limits across the full temperature range are guaranteed by design and correlation.

7. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range.

8. Guaranteed but not tested.

Electrical Specifications - 3V Supply

Test Conditions: V+ = +2.7V to +3.6V, GND = 0V, V_{INH} = 1.4V, V_{INL} = 0.5V (Notes 4, 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS					• •
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	V+ = 2.7V, I _{COM} = 100mA, V _{NO} or V _{NC} = 1.5V	25	-	0.44	0.6	Ω
	(See Figure 5)	Full	-	-	0.7	Ω
R _{ON} Matching Between Channels,	V+ = 2.7V, I_{COM} = 100mA, V_{NO} or V_{NC} = 1.5V	25	-	0.005	0.03	Ω
NR _{ON}		Full	-	-	0.05	Ω
R _{ON} Flatness, R _{FLAT(ON)}	V+ = 2.7V, I _{COM} = 100mA, V _{NO} or V _{NC} = 0.6V, 1.5V, 2.1V (Note 7)	25	-	0.06	0.1	Ω
		Full	-	-	0.12	Ω
NO or NC OFF Leakage Current,		25	-	0.9	-	nA
INO(OFF) or INC(OFF)		Full	-	8	-	nA
COM ON Leakage Current,	V_{+} = 3.3V, V_{COM} = 0.3V, 3V, or V_{NO} or V_{NC} = 0.3V, 3V,	25	-	0.9	-	nA
ICOM(ON)	or Floating	Full	-	17	-	nA
DYNAMIC CHARACTERISTICS		1	<u>.</u>			1
Turn-ON Time, t _{ON}	V+ = 2.7V, V _{NO} or V _{NC} = 1.5V, R _L = 50 Ω , C _L = 35pF (See Figure 1, Note 8)	25	-	8	15	ns
		Full	-	-	20	ns
Turn-OFF Time, t _{OFF}	V+ = 2.7V, V _{NO} or V _{NC} = 1.5V, R _L = 50 Ω , C _L = 35pF (See Figure 1, Note 8)	25	-	4	10	ns
		Full	-	-	15	ns
Break-Before-Make Time Delay, t_D	V+ = 3.0V, V _{NO} or V _{NC} = 1.5V, R _L = 50 Ω , C _L = 35pF (See Figure 3, Note 8)	Full	1	4	-	ns



Electrical Specifications - 3V Supply

Test Conditions: V+ = +2.7V to +3.6V, GND = 0V, V_{INH} = 1.4V, V_{INL} = 0.5V (Notes 4, 6), Unless Otherwise Specified **(Continued)**

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS
Charge Injection, Q	V_G = V+/2, R _G = 0 Ω , C _L = 1.0nF (See Figure 2)	25	-	22	-	рС
OFF Isolation	R_L = 50Ω, C_L = 5pF, f = 100kHz, V_{COM} = 1 V_{RMS} (See Figure 4)	25	-	-70	-	dB
Crosstalk (Channel-to-Channel)	R _L = 50Ω, C _L = 5pF, f = 100kHz, V _{COM} = $1V_{RMS}$ (See Figure 6)	25	-	-70	-	dB
Total Harmonic Distortion	f = 20Hz to 20kHz, V_{COM} = 2 V_{P-P} , R_L = 32 Ω	25	-	0.006	-	%
NO or NC OFF Capacitance, C _{OFF}	f = 1MHz, V_{NO} or V_{NC} = V_{COM} = 0V (See Figure 7)	25	-	40	-	pF
COM ON Capacitance, C _{COM(ON)}	f = 1MHz, V_{NO} or V_{NC} = V_{COM} = 0V (See Figure 7)	25	-	100	-	pF
POWER SUPPLY CHARACTERIST	ICS	1	1		_!	1
Positive Supply Current, I+	V+ = 3.6V, V _{IN} = 0V or V+	25	-	0.018	-	μA
		Full	-	0.13	-	μA
DIGITAL INPUT CHARACTERISTIC	CS	-1	1			1
Input Voltage Low, V _{INL}		Full	-	-	0.5	V
Input Voltage High, V _{INH}		Full	1.4	-	-	V
Input Current, I _{INH} , I _{INL}	V+ = 3.6V, V _{IN} = 0V or V+ (Note 8)	Full	-0.5	-	0.5	μA

Electrical Specifications - 1.8V Supply

Test Conditions: V+ = +1.8V, GND = 0V, V_{INH} = 1V, V_{INL} = 0.4V (Notes 4, 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS					L
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	V+ = 1.8V, I_{COM} = 10mA, V_{NO} or V_{NC} = 0.9V (See Figure 5)	25	-	0.75	0.9	Ω
		Full	-	-	1	Ω
NO or NC OFF Leakage Current, INO(OFF) or INC(OFF)	V+ = 1.8V, V _{COM} = 0.3V, 1.5V, V _{NO} or V _{NC} = 1.5V, 0.3V	25	-	0.3	-	nA
		Full	-	7	-	nA
COM ON Leakage Current, ICOM(ON)	V+ = 1.8V, V _{COM} = 0.3V, 1.5V, or V _{NO} or V _{NC} = 0.3V, 1.5V, or Floating	25	-	0.9	-	nA
		Full	-	18	-	nA
DYNAMIC CHARACTERISTICS			1 1			
Turn-ON Time, t _{ON}	V+ = 1.8V, V_{NO} or V_{NC} = 1.5V, R_L = 50 Ω , C_L = 35pF (See Figure 1, Note 8)	25	-	16	22	ns
		Full	-	-	25	ns
Turn-OFF Time, t _{OFF}	V+ = 1.8V, V _{NO} or V _{NC} = 1.5V, R _L = 50 Ω , C _L = 35pF (See Figure 1, Note 8)	25	-	5	12	ns
		Full	-	-	15	ns
Break-Before-Make Time Delay, t _D	V+ = 1.8V, V _{NO} or V _{NC} = 1.5V, R _L = 50 Ω , C _L = 35pF (See Figure 3, Note 8)	Full	2	5	-	ns
Charge Injection, Q	V_G = V+/2, R _G = 0 Ω , C _L = 1.0nF (See Figure 2)	25	-	15	-	рС
POWER SUPPLY CHARACTERIS	TICS		1 1		-1	1
Positive Supply Current, I+	V+ = 1.8V, V _{IN} = 0V or V+	25	-	0.018	-	μA
		Full	-	0.13	-	μA



Electrical Specifications - 1.8V Supply

Test Conditions: V+ = +1.8V, GND = 0V, V_{INH} = 1V, V_{INL} = 0.4V (Notes 4, 6), Unless Otherwise Specified **(Continued)**


PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS	
DIGITAL INPUT CHARACTERISTICS							
Input Voltage Low, VINL		Full	-	-	0.4	V	
Input Voltage High, V _{INH}		Full	1	-	-	V	
Input Current, I _{INH} , I _{INL}	V+ = 1.1V, V _{IN} = 0V or V+ (Note 8)	Full	-0.5	-	0.5	μA	

Electrical Specifications - 1.1V Supply

Test Conditions: V+ = +1.1V, GND = 0V, V_{INH} = 1.0V, V_{INL} = 0.3V (Note 4, 6), Unless Otherwise Specified


PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	ТҮР	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERIS	TICS					
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	V+ = 1.1V, I _{COM} = 100mA, V _{NO} or V _{NC} = 0.6	25	-	2.8	-	Ω
	(See Figure 5)		-	3.5	-	Ω
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	V+ = 1.1V, V _{NO} or V _{NC} = 1.0V, R _L = 50 Ω , C _L = 35pF (See Figure 1)	25	-	25	-	ns
		Full	-	28	-	ns
Turn-OFF Time, t _{OFF}	V+ = 1.1V, V _{NO} or V _{NC} = 1.0V, R _L = 50 Ω , C _L = 35pF, (See Figure 1)	25	-	7	-	ns
		Full	-	10	-	ns
Break-Before-Make Time Delay, t _D	V+ = 1.1V, V _{NO} or V _{NC} = 1.0V, R _L = 50 Ω , C _L = 35pF, (See Figure 3)	Full	-	9	-	ns
DIGITAL INPUT CHARACTERISTI	CS	1	1		-1	1
Input Voltage Low, V _{INL}		Full	-	0.4	-	V
Input Voltage High, V _{INH}		Full	-	0.58	-	V

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.

FIGURE 1A. MEASUREMENT POINTS



Repeat test for all switches. C_{L} includes fixture and stray capacitance.


$$V_{OUT} = V_{(NO \text{ or } NC)} \frac{R_L}{R_L + R_{(ON)}}$$

FIGURE 1B. TEST CIRCUIT

FIGURE 1. SWITCHING TIMES












FIGURE 2A. MEASUREMENT POINTS

FIGURE 2. CHARGE INJECTION







C_L includes fixture and stray capacitance.

FIGURE 3B. TEST CIRCUIT






FIGURE 4. OFF ISOLATION TEST CIRCUIT




FIGURE 5. RON TEST CIRCUIT



Test Circuits and Waveforms (Continued)




FIGURE 6. CROSSTALK TEST CIRCUIT




FIGURE 7. CAPACITANCE TEST CIRCUIT

Detailed Description

The ISL43L210 is a bidirectional, single pole/double throw (SPDT) analog switch that offers precise switching capability from a single +1.1V to +4.5V supply with low on-resistance (0.34 Ω) and high speed operation (t_{ON} = 7ns, t_{OFF} = 3ns). The device is especially well suited for portable battery powered equipment due to its low operating supply voltage (1.1V), low power consumption (1.8 μ W max), low leakage currents (100nA max), and the tiny SC70 packaging. The ultra low on-resistance and Ron flatness provide very low insertion loss and distortion to application that require signal reproduction.

Supply Sequencing and Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (see Figure 8). To prevent forward biasing these diodes, V+ must be applied before any input signals, and the input signal voltages must remain between V+ and GND.

If these conditions cannot be guaranteed, then precautions must be implemented to prohibit the current and voltage at the logic pin and signal pins from exceeding the maximum ratings of the switch. The following two methods can be used to provided additional protection to limit the current in the event that the voltage at a signal pin or logic pin goes below ground or above the V+ rail.

Logic inputs can be protected by adding a $1k\Omega$ resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low R_{ON} switch. Connecting schottky diodes to the signal pins as shown in Figure 8 will shunt the fault current to the supply or to ground thereby protecting the switch. These schottky diodes must be sized to handle the expected fault current.




FIGURE 8. OVERVOLTAGE PROTECTION

Power-Supply Considerations

The ISL43L210 construction is typical of most single supply CMOS analog switches, in that they have two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 4V maximum supply voltage, the ISL43L210 4.7V maximum supply voltage provides plenty of room for the 10% tolerance of 4.2V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 1.1V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance* curves for details.



V+ and GND also power the internal logic and level shifters. The level shifters convert the input logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

Logic-Level Thresholds

This switch family is 1.8V CMOS compatible (0.5V and 1.4V) over a supply range of 2V to 3.6V (See Figure 17). At 3.6V the V_{IH} level is about 1.1V. This is still below the 1.8V CMOS guaranteed high output minimum level of 1.4V, but noise margin is reduced.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

High-Frequency Performance

In 50 Ω systems, signal response is reasonably flat even past 90MHz (See Figure 18). The frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off Isolation is the resistance to this feedthrough, while Crosstalk indicates the amount of feedthrough from one switch to another. Figure 19 details the high Off Isolation and Crosstalk rejection provided by this family. At 100kHz, Off Isolation is about 70dB in 50Ω systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease Off Isolation and Crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.


Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.

Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and V+ or GND.



Typical Performance Curves T_A = 25°C, Unless Otherwise Specified








FIGURE 11. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 13. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 10. ON RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE




FIGURE 12. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 14. CHARGE INJECTION vs SWITCH VOLTAGE



Typical Performance Curves T_A = 25°C, Unless Otherwise Specified (Continued)




FIGURE 15. TURN-ON TIME vs SUPPLY VOLTAGE





FIGURE 17. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE







FIGURE 16. TURN-OFF TIME vs SUPPLY VOLTAGE



Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP): GND

TRANSISTOR COUNT:


57

PROCESS:

Submicron CMOS



Small Outline Transistor Plastic Packages (SC70-6)



P6.049

6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

	INC	NCHES MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.031	0.043	0.80	1.10	-
A1	0.000	0.004	0.00	0.10	-
A2	0.031	0.039	0.00	1.00	-
b	0.006	0.012	0.15	0.30	-
b1	0.006	0.010	0.15	0.25	
С	0.003	0.009	0.08	0.22	6
c1	0.003	0.009	0.08	0.20	6
D	0.073	0.085	1.85	2.15	3
E	0.071	0.094	1.80	2.40	-
E1	0.045	0.053	1.15	1.35	3
е	0.0256 Ref		0.65 Ref		-
e1	0.0512 Ref		1.30 Ref		-
L	0.010	0.018	0.26	0.46	4
L1	0.017	' Ref.	0.420 Ref.		
L2	0.006	BSC	0.15 BSC		
Ν	6	6	6		5
R	0.004	-	0.10	-	
R1	0.004	0.010	0.15	0.25	
α	0 ⁰	8 ⁰	0 ⁰	8 ⁰	-
					Rev. 2 9/0

NOTES:

- 1. Dimensioning and tolerance per ASME Y14.5M-1994.
- 2. Package conforms to EIAJ SC70 and JEDEC MO203AB.
- Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
- 4. Footlength L measured at reference to gauge plane.
- 5. "N" is the number of terminal positions.
- 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip.
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

© Copyright Intersil Americas LLC 2005. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

GAUGE PLANE

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

SEATING

PLANE

С

4X θ1

VIEW C

