


#### **Features**

- Advanced Planar Technology
- Dual N Channel MOSFET
- Low On-Resistance
- Logic Level Gate Drive
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Timax
- Lead-Free, RoHS Compliant
- Automotive Qualified \*

# Description

Specifically designed for Automotive applications, this cellular design of HEXFET® Power MOSFETs utilizes the latest processing techniques to achieve low on-resistance per silicon area. This benefit combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in Automotive and a wide variety of other applications.



V <sub>DSS</sub>	50V
R <sub>DS(on)</sub> max.	130mΩ
I <sub>D</sub>	3.0A



G	D	S
Gate	Drain	Source

Page part number   Backage Type		Standard Pack		Orderable Part Number	
Base part number	Package Type	Form Quantity		Orderable Part Number	
AUIRF7103Q	SO-8	Tape and Reel	4000	AUIRF7103QTR	

#### **Absolute Maximum Ratings**

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 4.5V	3.0	
I <sub>D</sub> @ T <sub>A</sub> = 70°C	Continuous Drain Current, V <sub>GS</sub> @ 4.5V	2.5	Α
I <sub>DM</sub>	Pulsed Drain Current ①	25	
P <sub>D</sub> @T <sub>A</sub> = 25°C	Maximum Power Dissipation ③	2.4	W
	Linear Derating Factor	16	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
E <sub>AS</sub> Single Pulse Avalanche Energy (Thermally Limited) ④		22	mJ
I <sub>AR</sub>	Avalanche Current ①	See Fig.19,20, 16b, 16c	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ®		mJ
dv/dt	Peak Diode Recovery dv/dt ⑤	12	V/ns
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		

#### Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ heta JL}$	Junction-to-Drain Lead		20	°C/\\/
$R_{\theta JA}$	Junction-to-Ambient @S		62.5	°C/W

HEXFET® is a registered trademark of Infineon.

<sup>\*</sup>Qualification standards can be found at www.infineon.com



# Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	50			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.057		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub> Static Drain-to-Source On-Resistance			130	0	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.0A ②	
	Static Drain-to-Source On-Resistance			200	mΩ	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 1.5A ②
$V_{GS(th)}$	Gate Threshold Voltage	1.0		3.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
gfs	Forward Trans conductance	3.4			S	$V_{DS} = 15V, I_D = 3.0A$
ı	Drain-to-Source Leakage Current			2.0	μA	$V_{DS}$ =40V, $V_{GS}$ = 0V
I <sub>DSS</sub>	Drain-to-Source Leakage Current			25	μΑ	$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 55^{\circ}C$
	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
IGSS	Gate-to-Source Reverse Leakage			-100	IIA	$V_{GS} = -20V$

### Dynamic Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

$Q_g$	Total Gate Charge	10	15		$I_D = 2.0A$
$Q_gs$	Gate-to-Source Charge	 1.2		nC	$V_{DS} = 40V$
$Q_{gd}$	Gate-to-Drain Charge	2.8			V <sub>GS</sub> = 10V
$t_{d(on)}$	Turn-On Delay Time	 5.1			V <sub>DD</sub> = 25V
t <sub>r</sub>	Rise Time	1.7		20	I <sub>D</sub> = 1.0A
$t_{d(off)}$	Turn-Off Delay Time	15		ns	$R_G = 6.0\Omega$
t <sub>f</sub>	Fall Time	2.3			R <sub>D</sub> = 25Ω ②
$C_{iss}$	Input Capacitance	255			$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	69		pF	V <sub>DS</sub> = 25V
$C_{rss}$	Reverse Transfer Capacitance	29			f = 1.0MHz

### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
	Continuous Source Current			3.0		MOSFET symbol
IS	(Body Diode)			3.0	_	showing the
	Pulsed Source Current			12	A	integral reverse
ISM	(Body Diode) ①			12		p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.2	V	$T_J = 25^{\circ}C, I_S = 1.5A, V_{GS} = 0V ②$
t <sub>rr</sub>	Reverse Recovery Time		35	53	ns	$T_J = 25^{\circ}C$ , $I_F = 1.5A$ ,
$Q_{rr}$	Reverse Recovery Charge		45	67	nC	di/dt = 100A/µs ②
t <sub>on</sub>	Forward Turn-On Time	Intrinsi	turn-or	time is	negligil	ole (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- 3 Surface mounted on 1" in square Cu board.
- ⑤  $I_{SD} \le 2.0 A$ ,  $di/dt \le 155 A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_J \le 175 ^{\circ} C$ .
- © Limited by T<sub>Jmax</sub>, see Fig.16b, 16c, 19, 20 for typical repetitive avalanche performance.






Fig. 1 Typical Output Characteristics




Fig. 2 Typical Output Characteristics






Fig. 3 Typical Transfer Characteristics




**Fig. 4** Normalized On-Resistance vs. Temperature





**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 Typical Source-to-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

4






Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms






Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient






**Fig 12.** Typical On-Resistance Vs. Gate Voltage



**Fig 13.** Typical On-Resistance Vs. Drain Current



**Fig. 14.** Typical Threshold Voltage Vs. Junction Temperature





Fig 15. Typical Power Vs. Time





**Fig 16a.** Maximum Avalanche Energy vs. Drain Current




Fig 17. Gate Charge Test Circuit




Fig 16b. Unclamped Inductive Test Circuit




Fig 16c. Unclamped Inductive Waveforms




Fig 18. Basic Gate Charge Waveform







Fig 19. Typical Avalanche Current vs. Pulse width



**Fig 20.** Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 19, 20: (For further info, see AN-1005 at www.infineon.com)

- 1. Avalanche failures assumption:
  - Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T<sub>jmax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16b, 16c.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- ΔT = Allowable rise in junction temperature, not to exceed T<sub>jmax</sub> (assumed as 25°C in Figure 11, 16).

tav = Average time in avalanche.


D = Duty cycle in avalanche = tav ·f

ZthJC(D, tav) = Transient thermal resistance, see Figures 11)


$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$




# **SO-8 Package Outline** (Dimensions are shown in millimeters (inches)




DIM	INC	HES	MILLIM	ETERS
DIIVI	MIN	MAX	MIN	MAX
Α	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
С	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
Е	.1497	.1574	3.80	4.00
е	.050 B	ASIC	1.27 BASIC	
e 1	.025 B	ASIC	0.635 BASIC	
Н	.2284	.2440	5.80	6.20
K	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
у	0°	8°	0°	8°






- 1. D IM EN S ION IN G & TOLERAN C IN G PER A S M E Y 1 4 .5 M 1994. 2. C ON TROLLIN G D IM EN S ION: MILLIM ETER
- D IM EN SIONS ARE SHOWN IN MILLIMETERS [IN CHES].
  OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
- [5] DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].
- 6 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].
- 7 DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.




## **SO-8 Part Marking Information**






### SO-8 Tape and Reel (Dimensions are shown in millimeters (inches)



### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. OUTLINE CONFORMS TO EIA-481 & EIA-541.



#### **Qualification Information**

		Automotive				
		(per AEC-Q101)				
Qualificati	ion Level	Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
Moisture	Sensitivity Level	SO-8 MSL1				
			Class M1A (+/- 50V) <sup>†</sup>			
	Machine Model		AEC-Q101-002			
FOD	Lluman Dady Madal	Class H0 (+/- 250V) <sup>†</sup>				
ESD	Human Body Model	AEC-Q101-001				
Observat Davis Madal		Class C5 (+/- 1125V) <sup>†</sup>				
	Charged Device Model	AEC-Q101-005				
RoHS Compliant Yes			Yes			

<sup>†</sup> Highest passing voltage.

### **Revision History**

Date	Comments				
Added "Logic Level Gate Drive" bullet in the features section on page 1					
4/3/2014	Updated data sheet with new IR corporate template				
9/30/2015	Updated datasheet with corporate template				
9/30/2015	Corrected ordering table on page 1.				

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

#### **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<a href="www.infineon.com">www.infineon.com</a>).

### **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.