











LM111, LM211, LM311

SLCS007J-SEPTEMBER 1973-REVISED JANUARY 2017

# LM111, LM211, LM311 Differential Comparators

#### **Features**

Fast Response Time: 165 ns

Strobe Capability

Maximum Input Bias Current: 300 nA

Maximum Input Offset Current: 70 nA

Can Operate From Single 5-V Supply

Available in Q-Temp Automotive

High-Reliability Automotive Applications

Configuration Control and Print Support

Qualification to Automotive Standards

On Products Compliant to MIL-PRF-38535. All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

# **Applications**

- Desktop PCs
- **Body Control Modules**
- White Goods
- **Building Automation**
- Oscillators
- **Peak Detectors**

# 3 Description


The LM111, LM211, and LM311 devices are single high-speed voltage comparators. These devices are designed to operate from a wide range of powersupply voltages, including ±15-V supplies for operational amplifiers and 5-V supplies for logic systems. The output levels are compatible with most TTL and MOS circuits. These comparators are capable of driving lamps or relays and switching voltages up to 50 V at 50 mA. All inputs and outputs can be isolated from system ground. The outputs can drive loads referenced to ground,  $V_{\text{CC+}}$  or  $V_{\text{CC-}}$ . Offset balancing and strobe capabilities are available, and the outputs can be wire-OR connected. If the strobe is low, the output is in the off state, regardless of the differential input.

# Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE
LMx11D	SOIC (8)	4.90 mm × 3.91 mm
LMx11DK	LCCC (20)	8.89 mm × 8.89 mm
LMx11JG	CDIP (8)	9.60 mm × 6.67 mm
LMx11P	PDIP (8)	9.81 mm × 6.35 mm
LMx11PS	SOP (8)	6.20 mm × 5.30 mm
LMx11PW	TSSOP (8)	3.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





T	·a	h	ما	of	F (	<u>``</u> `	n	te	n	tc
	a	v		v		Ju		ıc		LZ

1	Features 1		8.3 Feature Description	. 11
2	Applications 1		8.4 Device Functional Modes	. 11
3	Description 1	9	Application and Implementation	. 12
4	Revision History2		9.1 Application Information	. 12
5	Pin Configuration and Functions3		9.2 Typical Application	. 12
6	Specifications4		9.3 System Examples	. 14
•	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	22
	6.2 ESD Ratings	11	Layout	22
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	. 22
	6.4 Thermal Information (8-Pin Packages)		11.2 Layout Example	. 22
	6.5 Thermal Information (20-Pin Package)	12	Device and Documentation Support	23
	6.6 Electrical Characteristics		12.1 Related Links	. 23
	6.7 Switching Characteristics		12.2 Receiving Notification of Documentation Updates	s <mark>23</mark>
	6.8 Typical Characteristics		12.3 Community Resources	. 23
7	Parameter Measurement Information9		12.4 Trademarks	. 23
8	Detailed Description		12.5 Electrostatic Discharge Caution	. 23
•	8.1 Overview		12.6 Glossary	. 23
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable Information	23

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# 

Packaging, and Orderable Information section. No specification changes.

Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,


Submit Documentation Feedback


Copyright © 1973–2017, Texas Instruments Incorporated



# 5 Pin Configuration and Functions

D, JG, P, PS, or PW Package 8-Pin SOIC, CDIP, PDIP, SOP or TSSOP Top View





(1) NC = No internal connection

# **Pin Functions**

	PIN			III FUNCTIONS
NAME	SOIC, CDIP, PDIP, SOP, TSSOP	LCCC	I/O <sup>(1)</sup>	DESCRIPTION
1IN+	2	5	I	Noninverting comparator
1IN-	3	7	I	Inverting input comparator
BALANCE	5	12	1	Balance
BAL/STRB	6	15	1	Strobe
COL OUT	7	17	0	Output collector comparator
EMIT OUT	1	2	0	Output emitter comparator
V <sub>CC</sub> -	4	10	_	Negative supply
V <sub>CC</sub> +	8	20	_	Positive supply
NC	_	1 3 4 6 8 9 11 13 14 16 18		No connect (No internal connection)

(1) I = Input, O = Output

Submit Documentation Feedback



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
		V <sub>CC+</sub> <sup>(2)</sup>		18	
	Supply voltage	V <sub>CC</sub> -(2)		-18	V
		$V_{CC+} - V_{CC-}$		36	
V <sub>ID</sub>	Differential input voltage (3)	·		±30	V
VI	Input voltage (either input) (2) (4)			±15	V
	Voltage from emitter output to V <sub>CC</sub> -			30	V
		LM111		50	
	Vallage from a like to restaut to V	LM211		50	
	Voltage from collector output to V <sub>CC</sub>	LM211Q		50	V
		LM311		40	
	Duration of output short circuit to ground	<u>"</u>		10	s
TJ	Operating virtual-junction temperature			150	°C
	Case temperature for 60 s	FK package		260	°C
	Lead temperature 1,6 mm (1/16 inch) from case, 10 s	J or JG package		300	°C
	Lead temperature 1,6 mm (1/16 inch) from case, 60 s	D, P, PS, or PW package		260	°C
T <sub>stg</sub>	Storage temperature range	·	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage		3.5	30	V
$V_{I}$	Input voltage ( $ V_{CC+}  \le 15 \text{ V}$ )		$V_{CC-} + 0.5$	V <sub>CC+</sub> - 1.5	V
		LM111	-55	125	
_	Operating free air temperature range	LM211	-40	85	°C
I'A	Operating free-air temperature range	LM211Q	-40	125	30
		LM311	0	70	

Submit Documentation Feedback

All voltage values, unless otherwise noted, are with respect to the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.

<sup>(3)</sup> Differential voltages are at IN+ with respect to IN-.

<sup>(4)</sup> The magnitude of the input voltage must never exceed the magnitude of the supply voltage or ±15 V, whichever is less.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.4 Thermal Information (8-Pin Packages)

THERMAL METRIC <sup>(1)</sup>		D (SOIC)	P (PDIP)	PS (SOP)	PW (TSSOP)	JG (CDIP)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114.3	57.5	121.8	162	_	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.7	47.3	81.6	44.6	14.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.5	34.6	66.5	93	_	°C/W
ΨЈТ	Junction-to-top characterization parameter	17.4	24.9	31.4	2.6	_	°C/W
ΨЈВ	Junction-to-board characterization parameter	54	34.5	65.8	90.8	_	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Thermal Information (20-Pin Package)

		LMx11	
	THERMAL METRIC <sup>(1)</sup>	FK (LCCC)	UNIT
		20 PINS	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	5.61	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.6 Electrical Characteristics

at specified free-air temperature,  $V_{CC+} = \pm 15 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		T <sub>A</sub> <sup>(1)</sup>		LM111 LM211 LM211Q			LM311		UNIT
						TYP <sup>(2)</sup>	MAX	MIN	TYP <sup>(2)</sup>	MAX	
V		See <sup>(3)</sup>	(3)			0.7	3		2	7.5	mV
V <sub>IO</sub>	Input offset voltage	See		Full range			4			10	mv
	Input offset current	See <sup>(3)</sup>		25°C		4	10		6	50	nA
I <sub>IO</sub>	input onset current	See		Full range			20			70	IIA
	Input bias current	1 V ≤ V <sub>O</sub> ≤ 14 V		25°C		75	100		100	250	nA
I <sub>IB</sub>	input bias current	1 0 3 0 3 14 0		Full range			150			300	IIA
$I_{IL(S)}$	Low-level strobe current (4)	$\begin{array}{l} V_{(strobe)} = 0.3 \ V, \\ V_{ID} \leq -10 \ mV \end{array}$	$V_{\text{(strobe)}} = 0.3 \text{ V},$ $V_{\text{ID}} \le -10 \text{ mV}$			-3			-3		mA
	Common-mode	Lower range		Full range		-14.7	-14.5		-14.7	-14.5	
V <sub>ICR</sub>	input-voltage range <sup>(3)</sup>	Upper range	Jpper range		13	13.8		13	13.8		V
A <sub>VD</sub>	Large-signal differential-voltage amplification	5 V ≤ V <sub>O</sub> ≤ 35 V, R <sub>I</sub>	$5 \text{ V} \le \text{V}_{\text{O}} \le 35 \text{ V}, \text{ R}_{\text{L}} = 1 \text{ k}\Omega$		40	200		40	200		V/mV
	High-level	$I_{(strobe)} = -3 \text{ mA},$	V <sub>OH</sub> = 35 V	25°C		0.2	10				nA
I <sub>OH</sub>	(collector) output leakage	$V_{ID} = 5 \text{ mV}$	v <sub>OH</sub> = 35 v	Full range			0.5				μА
	current	$V_{ID} = 5 \text{ mV}, V_{OH} = 3$	35 V	25°C					0.2	50	nA
		1 50 mA	$V_{ID} = -5 \text{ mV}$	25°C		0.75	1.5				•
.,	Low-level (collector-to-	I <sub>OL</sub> = 50 mA	$V_{ID} = -10 \text{ mV}$	25°C					0.75	1.5	
V <sub>OL</sub>	emitter)	$V_{CC+} = 4.5 \text{ V},$	$V_{ID} = -6 \text{ mV}$	Full range		0.23	0.4				V
	output voltage	$V_{CC-} = 0 \text{ V},$ $I_{OL} = 8 \text{ mA}$	$V_{ID} = -10 \text{ mV}$	Full range					0.23	0.4	
I <sub>CC</sub> +	Supply current from V <sub>CC+</sub> output low	$V_{ID} = -10 \text{ mV},$	No load	25°C		5.1	6		5.1	7.5	mA
I <sub>CC</sub> -	Supply current from $V_{CC-}$ output high	$V_{ID} = 10 \text{ mV},$	No load	25°C	,	-4.1	<b>-</b> 5		-4.1	-5	mA

<sup>(1)</sup> Unless otherwise noted, all characteristics are measured with BALANCE and BAL/STRB open and EMIT OUT grounded. Full range for LM111 is -55°C to 125°C, for LM211 is -40°C to 85°C, for LM211Q is -40°C to 125°C, and for LM311 is 0°C to 70°C.

# 6.7 Switching Characteristics

 $V_{CC\pm} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER	TEST CONDITIONS	LM111 LM211 LM211Q LM311	UNIT
Response time, low-to-high-level outputSee <sup>(1)</sup>	D 500 0 to 5 V C 5 pF 200 (2)	115	ns
Response time, high-to-low-level outputSee <sup>(1)</sup>	$R_C$ = 500 $\Omega$ to 5 V, $C_L$ = 5 pF, see <sup>(2)</sup>	165	ns

<sup>(1)</sup> The response time specified is for a 100-mV input step with 5-mV overdrive and is the interval between the input step function and the instant when the output crosses 1.4 V.

(2) The package thermal impedance is calculated in accordance with MIL-STD-883.

Submit Documentation Feedback


<sup>(2)</sup> All typical values are at  $T_A = 25$ °C.

<sup>(3)</sup> The offset voltages and offset currents given are the maximum values required to drive the collector output up to 14 V or down to 1 V with a pullup resistor of 7.5 kΩ to V<sub>CC+</sub>. These parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance.

<sup>(4)</sup> The strobe must not be shorted to ground; it must be current driven at -3 mA to -5 mA (see Figure 18 and Figure 31).




# 6.8 Typical Characteristics





# **Typical Characteristics (continued)**







Figure 8. Voltage Transfer Characteristics and Test Circuits




# 7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

Figure 9. Collector Output Transfer Characteristic Test Circuit



Copyright © 2016, Texas Instruments Incorporated





Figure 10. Emitter Output Transfer Characteristic Test Circuit



Copyright © 2016, Texas Instruments Incorporated

Figure 11. Test Circuit for Figure 3 and Figure 4

Figure 12. Test Circuit for Figure 14 and Figure 15




# 8 Detailed Description

#### 8.1 Overview

The LM111, LM211 and LM311 are voltage comparators that have input currents nearly a thousand times lower than legacy standard devices. They are also designed to operate over a wider range of supply voltages: from standard ±15V op amp supplies down to the single 5-V supply used for IC logic. Their output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, they can drive lamps or relays, switching voltages up to 50 V at currents as high as 50 mA.

Both the inputs and the outputs of the LM111, LM211 or the LM311 can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire ORed. The LM211 is identical to the LM111, except that its performance is specified over a  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range instead of  $-55^{\circ}$ C to  $+125^{\circ}$ C. The LM311 has a temperature range of  $0^{\circ}$ C to  $+70^{\circ}$ C. The LM211Q has a temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

# 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



# 8.3 Feature Description

LMx11 consists of a PNP input stage to sense voltages near  $V_{CC-}$ . It also contains balance and strobe pins for external offset adjustment or trimming.

The input stage is followed by a very high gain stage for very fast response after a voltage difference on the input pins have been sensed.

This is then followed by the output stage that consists of an open collector NPN (pulldown or low-side) transistor. Unlike most open drain comparators, this NPN output stage has an isolated emitter from  $V_{\text{CC}}$ , allowing this device to set the  $V_{\text{OL}}$  output value for collector output.

# 8.4 Device Functional Modes

# 8.4.1 Voltage Comparison

The LMx11 operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pullup) based on the input differential polarity.

Copyright © 1973–2017, Texas Instruments Incorporated

Submit Documentation Feedback



# 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Validate and test the design implementation to confirm system functionality.

# 9.1 Application Information

A typical LMx11 application compares a single signal to a reference or two signals against each other. Many users take advantage of the open-drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LMx11 optimal for level shifting to a higher or lower voltage.

# 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 13. Zero-Crossing Detector

# 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

**Table 1. Design Parameters** 

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage range	-15		13	V
$V_{CC+}$	Positive supply voltage			15	V
V <sub>CC</sub> -	Negative supply voltage	-15			
I <sub>OUT</sub>	Output current			20	mA

# 9.2.2 Detailed Design Procedure

When using LMx11 in a general comparator application, determine the following:

- Input voltage range
- Minimum overdrive voltage
- Output and drive current
- Response time

Submit Documentation Feedback



#### 9.2.2.1 Input Voltage Range

When choosing the input voltage range, consider the input common mode voltage range ( $V_{ICR}$ ). Operation outside of this range can yield incorrect comparisons.

The following list describes the outcomes of some input voltage situations.

- When both IN– and IN+ are both within the common-mode range:
  - If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
  - If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- When IN— is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- When IN- and IN+ are both higher than common mode, the output is undefined

#### 9.2.2.2 Minimum Overdrive Voltage

Overdrive voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage ( $V_{IO}$ ). In order to make an accurate comparison the Overdrive voltage ( $V_{IO}$ ) must be higher than the input offset voltage ( $V_{IO}$ ). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 14 and Figure 15 show positive and negative response times with respect to overdrive voltage.

# 9.2.2.3 Output and Drive Current

Output current is determined by the pullup resistance and pullup voltage. The output current produces a output low voltage ( $V_{OL}$ ) from the comparator, in which  $V_{OL}$  is proportional to the output current. Use Figure 5 to determine  $V_{OL}$  based on the output current.

The output current can also effect the transient response.

#### 9.2.2.4 Response Time

The load capacitance ( $C_L$ ), pullup resistance ( $R_{PULLUP}$ ), and equivalent collector-emitter resistance ( $R_{CE}$ ) levels determine the transient response. Equation 1 approximates the positive response time. Equation 2 approximates the negative response time.  $R_{CE}$  can be determine by taking the slope of Figure 5 in the linear region at the desired temperature, or by Equation 3.

$$\tau_{P} \cong R_{PULLUP} \times C_{L} \tag{1}$$

$$\tau_{N} \cong R_{CE} \times C_{L} \tag{2}$$

$$R_{CE} = \frac{V_{OL}}{I_{OUT}}$$


where

V<sub>OL</sub> is the low-level output voltage

• I<sub>OUT</sub> is the output current (3)

# TEXAS INSTRUMENTS

#### 9.2.3 Application Curves



# 9.3 System Examples

Figure 16 through Figure 33 show various applications for the LM111, LM211, and LM311 comparators.





Figure 16. 100-kHz Free-Running Multivibrator




pins together.



If offset balancing is not used, the BALANCE and BAL/STRB pins must be unconnected. It is also acceptable to short

Figure 17. Offset Balancing




Copyright © 2016, Texas Instruments Incorporated

Do not connect strobe pin directly to ground, because the output is turned off whenever current is pulled from the strobe pin.

Figure 18. Strobing

# **STRUMENTS**


# **System Examples (continued)**




- <sup>†</sup> Resistor values shown are for a 0- to 30-V logic swing and a 15-V threshold.
- ‡ May be added to control speed and reduce susceptibility to noise spikes

Copyright © 2016, Texas Instruments Incorporated

Figure 19. TTL Interface With High-Level Logic



Copyright © 2016, Texas Instruments Incorporated




Copyright © 2016, Texas Instruments Incorporated

Figure 20. Detector for Magnetic Transducer

Figure 21. 100-kHz Crystal Oscillator





Copyright © 2016, Texas Instruments Incorporated

Figure 22. Comparator and Solenoid Driver





Figure 24. Low-Voltage Adjustable Reference Supply



<sup>†</sup> Typical input current is 50 pA with inputs strobed off.

Copyright © 2016, Texas Instruments Incorporated

Figure 23. Strobing Both Input and Output Stages Simultaneously





Figure 25. Zero-Crossing Detector Driving MOS Logic





Copyright © 2016, Texas Instruments Incorporated





Figure 26. Precision Squarer


Figure 27. Digital Transmission Isolator





Copyright © 2016, Texas Instruments Incorporated


Figure 28. Positive-Peak Detector



Copyright © 2016, Texas Instruments Incorporated

Figure 29. Negative-Peak Detector






<sup>†</sup> R1 sets the comparison level. At comparison, the photodiode has less than 5 mV across it, decreasing dark current by an order 6 magnitude.

Copyright © 2016, Texas Instruments Incorporated

Figure 30. Precision Photodiode Comparator



<sup>&</sup>lt;sup>‡</sup> Transient voltage and inductive kickback protection

Copyright © 2016, Texas Instruments Incorporated

Figure 31. Relay Driver With Strobe






Figure 32. Switching Power Amplifier




Figure 33. Switching Power Amplifiers

Submit Documentation Feedback



# 10 Power Supply Recommendations


For fast response and comparison applications with noisy or AC inputs, use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can affect the common-mode range of the comparator input and create an inaccurate comparison.

# 11 Layout

# 11.1 Layout Guidelines

To create an accurate comparator application without hysteresis, maintain a stable power supply with minimized noise and glitches, which can affect the high level input common-mode voltage range. To achieve this accuracy, add a bypass capacitor between the supply voltage and ground. Place a bypass capacitor on the positive power supply and negative supply (if available).

# 11.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Figure 34. LMx11 Layout Example

22



# 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LM111	Click here	Click here	Click here	Click here	Click here	
LM211	Click here	Click here	Click here	Click here	Click here	
LM311	Click here	Click here	Click here	Click here	Click here	

# 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

# 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Submit Documentation Feedback





4-Jan-2017

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/10304BPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510 /10304BPA	Samples
LM111FKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	LM111FKB	Samples
LM111JG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	LM111JG	Samples
LM111JGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	LM111JGB	Samples
LM211D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211	Samples
LM211DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211	Samples
LM211DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211	Samples
LM211DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211	Samples
LM211DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211	Samples
LM211DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM211	Samples
LM211P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	LM211P	Samples
LM211PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	LM211P	Samples
LM211PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	L211	Samples
LM211PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	L211	Samples
LM211PWRE4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	L211	Samples
LM211PWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	L211	Samples
LM211QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM211Q	Samples



www.ti.com

4-Jan-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM211QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM211Q	Samples
LM211QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	CU NIPDAU Level-1-260C-UNLIM -40 to		LM211Q	Samples
LM211QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM211Q	Samples
LM311-MWC	ACTIVE	WAFERSALE	YS	0	1	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples
LM311D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM311	Samples
LM311DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM311	Samples
LM311DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM311	Samples
LM311DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 70	LM311	Samples
LM311DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM311	Samples
LM311DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LM311	Samples
LM311P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	LM311P	Samples
LM311PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	LM311P	Samples
LM311PSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311	Samples
LM311PSRE4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311	Samples
LM311PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		L311	Samples
LM311PWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311	Samples
LM311PWLE	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI			
LM311PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311	Samples



# PACKAGE OPTION ADDENDUM

4-.lan-2017

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM311PWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	L311	Samples
LM311Y	OBSOLETE	DIESALE	Υ	0		TBD	Call TI	Call TI			
M38510/10304BPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510 /10304BPA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

4-Jan-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM211:

• Automotive: LM211-Q1

● Enhanced Product: LM211-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Jan-2017


# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
D1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



# \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM211DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM211DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM211DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM211DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM211PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM211QDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
LM311DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM311DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM311DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM311DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM311DRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM311PSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
LM311PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 4-Jan-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM211DR	SOIC	D	8	2500	367.0	367.0	35.0
LM211DR	SOIC	D	8	2500	340.5	338.1	20.6
LM211DRG4	SOIC	D	8	2500	367.0	367.0	35.0
LM211DRG4	SOIC	D	8	2500	340.5	338.1	20.6
LM211PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
LM211QDR	SOIC	D	8	2500	340.5	338.1	20.6
LM311DR	SOIC	D	8	2500	367.0	367.0	35.0
LM311DR	SOIC	D	8	2500	340.5	338.1	20.6
LM311DR	SOIC	D	8	2500	364.0	364.0	27.0
LM311DRG4	SOIC	D	8	2500	367.0	367.0	35.0
LM311DRG4	SOIC	D	8	2500	340.5	338.1	20.6
LM311PSR	SO	PS	8	2000	367.0	367.0	38.0
LM311PWR	TSSOP	PW	8	2000	367.0	367.0	35.0

# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.




# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# PS (R-PDSO-G8)

# PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# JG (R-GDIP-T8)

# **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated