

# 74HC109; 74HCT109

Dual  $\overline{JK}$  flip-flop with set and reset; positive-edge-trigger

Rev. 3 — 1 August 2016

Product data sheet

## 1. General description

---

The 74HC109; 74HCT109 is a dual positive edge triggered  $\overline{JK}$  flip-flop featuring individual  $nJ$  and  $n\overline{K}$  inputs. It has clock ( $nCP$ ) inputs, set ( $n\overline{SD}$ ) and reset ( $n\overline{RD}$ ) inputs and complementary  $nQ$  and  $n\overline{Q}$  outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The  $nJ$  and  $n\overline{K}$  inputs control the state changes of the flip-flops as described in the mode select function table. The  $nJ$  and  $n\overline{K}$  inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The  $\overline{JK}$  design allows operation as a D-type flip-flop by connecting the  $nJ$  and  $n\overline{K}$  inputs together. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of  $V_{CC}$ .

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

## 2. Features and benefits

---

- Input levels:
  - ◆ For 74HC109: CMOS level
  - ◆ For 74HCT109: TTL level
- J and  $\overline{K}$  inputs for easy D-type flip-flop
- Toggle flip-flop or “do nothing” mode
- Specified in compliance with JEDEC standard no. 7A
- ESD protection:
  - ◆ HBM JESD22-A114F exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from  $-40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$  and from  $-40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$





## 3. Ordering information

Table 1. Ordering information

Type number	Package			Version
	Temperature range	Name	Description	
74HC109D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT109D				
74HC109DB	-40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HCT109DB				
74HCT109PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

## 4. Functional diagram



## 5. Pinning information

### 5.1 Pinning




Fig 4. Pin configuration for SO16

Fig 5. Pin configuration for (T)SSOP16

### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1 $\bar{R}D$ , 2 $\bar{R}D$	1, 15	asynchronous reset input (active LOW)
1J, 2J	2, 14	synchronous input
1 $\bar{K}$ , 2 $\bar{K}$	3, 13	synchronous input
1CP, 2CP	4, 12	clock input (LOW-to-HIGH; edge-triggered)
1 $\bar{S}D$ , 2 $\bar{S}D$	5, 11	asynchronous set input (active LOW)
1Q, 2Q	6, 10	true flip-flop output
1 $\bar{Q}$ , 2 $\bar{Q}$	7, 9	complement flip-flop output
GND	8	ground (0 V)
$V_{CC}$	16	supply voltage

## 6. Functional description

Table 3. Function selection<sup>[1]</sup>

Operating modes	Input					Output	
	nSD	nRD	nCP	nJ	nK	nQ	nQ
Asynchronous set	L	H	X	X	X	H	L
Asynchronous reset	H	L	X	X	X	L	H
Undetermined	L	L	X	X	X	H	H
Toggle	H	H	↑	h	l	$\bar{q}$	q
Load 0 (reset)	H	H	↑	l	l	L	H
Load 1 (set)	H	H	↑	h	h	H	L
Hold no change	H	H	↑	l	h	q	$\bar{q}$

- [1] H = HIGH voltage level  
 h = HIGH voltage level one set-up time before the LOW-to-HIGH CP transition  
 L = LOW voltage level  
 l = LOW voltage level one set-up time before the LOW-to-HIGH CP transition  
 q = lower case letters indicate the state of the referenced output one set-up time before the LOW-to-HIGH CP transition  
 X = don't care  
 ↑ = LOW-to-HIGH CP transition

## 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V	-	±20	mA
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V	-	±20	mA
I <sub>O</sub>	output current	-0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V	-	±25	mA
I <sub>CC</sub>	supply current		-	+50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	SO16 and (T)SSOP16 packages <sup>[1]</sup>	-	500	mW

- [1] For SO16 packages: above 70 °C, the value of P<sub>tot</sub> derates linearly with 8 mW/K.  
 For (T)SSOP16 packages: above 60 °C, the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.

## 8. Recommended operating conditions

**Table 5. Recommended operating conditions**

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC109			74HCT109			Unit
			Min	Typ	Max	Min	Typ	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
V <sub>I</sub>	input voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
V <sub>O</sub>	output voltage		0	-	V <sub>CC</sub>	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V

## 9. Static characteristics

**Table 6. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
<b>74HC109</b>										
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
		V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -20 μA; V <sub>CC</sub> = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
I <sub>l</sub>	input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND; V <sub>CC</sub> = 6.0 V	-	-	±0.1	-	±1	-	±1	μA
		V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 6.0 V	-	-	4.0	-	40	-	80	μA

**Table 6. Static characteristics ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
C <sub>I</sub>	input capacitance		-	3.5	-	-	-	-	-	pF
<b>74HCT109</b>										
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>CC</sub> = 4.5 V								
		I <sub>O</sub> = -20 µA	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>CC</sub> = 4.5 V								
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 5.2 mA; V <sub>CC</sub> = 5.5 V	-	0.15	0.26	-	0.33	-	0.4	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND; V <sub>CC</sub> = 5.5 V	-	-	±0.1	-	±1	-	±1	µA
I <sub>CC</sub>	supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 5.5 V	-	-	4.0	-	40	-	80	µA
ΔI <sub>CC</sub>	additional supply current	per input pin; V <sub>I</sub> = V <sub>CC</sub> - 2.1 V; other inputs at V <sub>CC</sub> or GND; V <sub>CC</sub> = 4.5 V to 5.5 V								
		nJ, nK̄, nSD̄, nRD̄ and nCP inputs	-	35	126	-	157.5	-	171.5	µA
C <sub>I</sub>	input capacitance		-	3.5	-	-	-	-	-	pF

## 10. Dynamic characteristics

**Table 7. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V);  $C_L = 50$  pF unless otherwise specified; for test circuit, see [Figure 8](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max	Min	Max	
<b>74HC109</b>										
t <sub>pd</sub>	propagation delay	nCP to nQ, nQ̄; see <a href="#">Figure 6</a> <sup>[2]</sup>								
		V <sub>CC</sub> = 2.0 V	-	50	175	-	220	-	265	ns
		V <sub>CC</sub> = 4.5 V	-	18	35	-	44	-	53	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	15	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	14	30	-	37	-	45	ns
t <sub>PLH</sub>	LOW to HIGH propagation delay	nSD to nQ, see <a href="#">Figure 7</a>								
		V <sub>CC</sub> = 2.0 V	-	30	120	-	150	-	180	ns
		V <sub>CC</sub> = 4.5 V	-	11	24	-	30	-	36	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	12	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	9	20	-	26	-	31	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	nSD to nQ̄; see <a href="#">Figure 7</a>								
		V <sub>CC</sub> = 2.0 V	-	41	155	-	195	-	235	ns
		V <sub>CC</sub> = 4.5 V	-	15	31	-	39	-	47	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	12	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	12	26	-	33	-	40	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	nRD to nQ; see <a href="#">Figure 7</a>								
		V <sub>CC</sub> = 2.0 V	-	41	185	-	230	-	280	ns
		V <sub>CC</sub> = 4.5 V	-	15	37	-	46	-	56	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	12	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	12	31	-	39	-	48	ns
t <sub>PLH</sub>	LOW to HIGH propagation delay	nRD to nQ̄; see <a href="#">Figure 7</a>								
		V <sub>CC</sub> = 2.0 V	-	39	170	-	215	-	255	ns
		V <sub>CC</sub> = 4.5 V	-	14	34	-	43	-	51	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	12	-	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	11	29	-	37	-	43	ns
t <sub>t</sub>	transition time	nQ, nQ̄; see <a href="#">Figure 6</a> <sup>[3]</sup>								
		V <sub>CC</sub> = 2.0 V	-	19	75	-	95	-	110	ns
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	-	22	ns
		V <sub>CC</sub> = 6.0 V	-	6	13	-	16	-	19	ns

**Table 7. Dynamic characteristics ...continued**

Voltages are referenced to GND (ground = 0 V);  $C_L = 50$  pF unless otherwise specified; for test circuit, see [Figure 8](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +85 °C		−40 °C to +125 °C		Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max	Min	Max	
t <sub>w</sub>	pulse width	nCP HIGH or LOW; see <a href="#">Figure 6</a>								
		V <sub>CC</sub> = 2.0 V	80	19	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	7	-	20	-	24	-	ns
		V <sub>CC</sub> = 6.0 V	14	6	-	17	-	20	-	ns
		nSD, nRD HIGH or LOW; see <a href="#">Figure 7</a>								
		V <sub>CC</sub> = 2.0 V	80	14	-	100	-	120	-	ns
		V <sub>CC</sub> = 4.5 V	16	5	-	20	-	24	-	ns
t <sub>rec</sub>	recovery time	nSD, nRD to nCP; see <a href="#">Figure 7</a>								
		V <sub>CC</sub> = 2.0 V	70	19	-	90	-	105	-	ns
		V <sub>CC</sub> = 4.5 V	14	7	-	18	-	21	-	ns
		V <sub>CC</sub> = 6.0 V	12	6	-	15	-	18	-	ns
t <sub>su</sub>	set-up time	nJ and nK to nCP; see <a href="#">Figure 6</a>								
		V <sub>CC</sub> = 2.0 V	70	17	-	90	-	105	-	ns
		V <sub>CC</sub> = 4.5 V	14	6	-	18	-	21	-	ns
		V <sub>CC</sub> = 6.0 V	12	5	-	15	-	18	-	ns
t <sub>h</sub>	hold time	nJ and nK to nCP; see <a href="#">Figure 6</a>								
		V <sub>CC</sub> = 2.0 V	5	0	-	5	-	5	-	ns
		V <sub>CC</sub> = 4.5 V	5	0	-	5	-	5	-	ns
		V <sub>CC</sub> = 6.0 V	5	0	-	5	-	5	-	ns
f <sub>max</sub>	maximum frequency	nCP; see <a href="#">Figure 6</a>								
		V <sub>CC</sub> = 2.0 V	6	22	-	5	-	4	-	MHz
		V <sub>CC</sub> = 4.5 V	30	68	-	24	-	20	-	MHz
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	75	-	-	-	-	-	MHz
		V <sub>CC</sub> = 6.0 V	35	81	-	28	-	24	-	MHz
C <sub>PD</sub>	power dissipation capacitance	C <sub>L</sub> = 50 pF; f = 1 MHz; <sup>[4]</sup> V <sub>I</sub> = GND to V <sub>CC</sub>	-	20	-	-	-	-	-	pF



**Table 7. Dynamic characteristics ...continued**

Voltages are referenced to GND (ground = 0 V);  $C_L = 50$  pF unless otherwise specified; for test circuit, see [Figure 8](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max	Min	Max	
<b>74HCT109</b>										
$t_{pd}$	propagation delay	nCP to nQ, n $\bar{Q}$ ; see <a href="#">Figure 6</a> <sup>[2]</sup>								
		$V_{CC} = 4.5$ V	-	20	35	-	44	-	53	ns
		$V_{CC} = 5$ V; $C_L = 15$ pF	-	17	-	-	-	-	-	ns
$t_{PLH}$	LOW to HIGH propagation delay	n $\bar{S}D$ to nQ, see <a href="#">Figure 7</a>								
		$V_{CC} = 4.5$ V	-	13	26	-	33	-	39	ns
		$V_{CC} = 5$ V; $C_L = 15$ pF	-	14	-	-	-	-	-	ns
$t_{PHL}$	HIGH to LOW propagation delay	n $\bar{S}D$ to n $\bar{Q}$ ; see <a href="#">Figure 7</a>								
		$V_{CC} = 4.5$ V	-	19	35	-	44	-	53	ns
		$V_{CC} = 5$ V; $C_L = 15$ pF	-	14	-	-	-	-	-	ns
$t_{PHL}$	HIGH to LOW propagation delay	n $\bar{R}D$ to nQ; see <a href="#">Figure 7</a>								
		$V_{CC} = 4.5$ V	-	19	35	-	44	-	53	ns
		$V_{CC} = 5$ V; $C_L = 15$ pF	-	15	-	-	-	-	-	ns
$t_{PLH}$	LOW to HIGH propagation delay	n $\bar{R}D$ to n $\bar{Q}$ ; see <a href="#">Figure 7</a>								
		$V_{CC} = 4.5$ V	-	16	32	-	40	-	48	ns
		$V_{CC} = 5$ V; $C_L = 15$ pF	-	15	-	-	-	-	-	ns
$t_t$	transition time	nQ, n $\bar{Q}$ ; see <a href="#">Figure 6</a> <sup>[3]</sup>								
		$V_{CC} = 4.5$ V	-	7	15	-	19	-	22	ns
$t_w$	pulse width	nCP HIGH or LOW; see <a href="#">Figure 6</a>								
		$V_{CC} = 4.5$ V	18	9	-	23	-	27	-	ns
		n $\bar{S}D$ , n $\bar{R}D$ HIGH or LOW; see <a href="#">Figure 7</a>								
$t_{rec}$	recovery time	n $\bar{S}D$ , n $\bar{R}D$ to nCP; see <a href="#">Figure 7</a>								
		$V_{CC} = 4.5$ V	16	8	-	20	-	24	-	ns
$t_{su}$	set-up time	nJ and n $\bar{K}$ to nCP; see <a href="#">Figure 6</a>								
		$V_{CC} = 4.5$ V	18	8	-	23	-	27	-	ns
$t_h$	hold time	nJ and n $\bar{K}$ to nCP; see <a href="#">Figure 6</a>								
		$V_{CC} = 4.5$ V	3	-3	-	3	-	3	-	ns
$f_{max}$	maximum frequency	nCP; see <a href="#">Figure 6</a>								
		$V_{CC} = 4.5$ V	27	55	-	22	-	18	-	MHz
		$V_{CC} = 5$ V; $C_L = 15$ pF	-	61	-	-	-	-	-	MHz


**Table 7. Dynamic characteristics ...continued**

Voltages are referenced to GND (ground = 0 V);  $C_L = 50$  pF unless otherwise specified; for test circuit, see [Figure 8](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max	Min	Max	
$C_{PD}$	power dissipation capacitance	$C_L = 50$ pF; $f = 1$ MHz; $V_I = GND$ to $V_{CC} - 1.5$ V <sup>[4]</sup>	-	22	-	-	-	-	-	pF


- [1] All typical values are measured at  $T_{amb} = 25$  °C.
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [3]  $t_i$  is the same as  $t_{THL}$  and  $t_{TLH}$ .
- [4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).  
 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o)$  where:  
 $f_i$  = input frequency in MHz;  
 $f_o$  = output frequency in MHz;  
 $C_L$  = output load capacitance in pF;  
 $V_{CC}$  = supply voltage in V;  
 $N$  = number of inputs switching;  
 $\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

## 11. Waveforms



Measurement points are given in [Table 8](#).  
 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

**Fig 6. Clock propagation delays, output transition time, pulse width, set-up, hold times, and maximum frequency**




Measurement points are given in [Table 8](#).  
 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

**Fig 7. Set and reset propagation delays, pulse widths and recovery time**

**Table 8. Measurement points**

Type	Input	Output
	$V_M$	$V_M$
74HC109	$0.5V_{CC}$	$0.5V_{CC}$
74HCT109	1.3 V	1.3 V



001aah768

Test data is given in [Table 9](#).

Definitions test circuit:

$R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

$C_L$  = Load capacitance including jig and probe capacitance.

$R_L$  = Load resistance.

**Fig 8. Test circuit for measuring switching times**

**Table 9. Test data**

Type	Input		Load	Test
	$V_I$	$t_r, t_f$	$C_L$	
74HC109	$V_{CC}$	6 ns	15 pF, 50 pF	$t_{PLH}, t_{PHL}$
74HCT109	3 V	6 ns	15 pF, 50 pF	$t_{PLH}, t_{PHL}$

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 9. Package outline SOT109-1 (SO16)

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1




Fig 10. Package outline SOT338-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig 11. Package outline SOT403-1 (TSSOP16)

## 13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT109 v.3	20160801	Product data sheet	-	74HC_HCT109_CNV v.2
Modifications:	<ul style="list-style-type: none"> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>			
74HC_HCT109_CNV v.2	19971125	Product specification	-	-



## 15. Legal information

### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 17. Contents

---

<b>1</b>	<b>General description</b> .....	<b>1</b>
<b>2</b>	<b>Features and benefits</b> .....	<b>1</b>
<b>3</b>	<b>Ordering information</b> .....	<b>2</b>
<b>4</b>	<b>Functional diagram</b> .....	<b>2</b>
<b>5</b>	<b>Pinning information</b> .....	<b>3</b>
5.1	Pinning .....	3
5.2	Pin description .....	3
<b>6</b>	<b>Functional description</b> .....	<b>4</b>
<b>7</b>	<b>Limiting values</b> .....	<b>4</b>
<b>8</b>	<b>Recommended operating conditions</b> .....	<b>5</b>
<b>9</b>	<b>Static characteristics</b> .....	<b>5</b>
<b>10</b>	<b>Dynamic characteristics</b> .....	<b>7</b>
<b>11</b>	<b>Waveforms</b> .....	<b>10</b>
<b>12</b>	<b>Package outline</b> .....	<b>13</b>
<b>13</b>	<b>Abbreviations</b> .....	<b>16</b>
<b>14</b>	<b>Revision history</b> .....	<b>16</b>
<b>15</b>	<b>Legal information</b> .....	<b>17</b>
15.1	Data sheet status .....	17
15.2	Definitions .....	17
15.3	Disclaimers .....	17
15.4	Trademarks .....	18
<b>16</b>	<b>Contact information</b> .....	<b>18</b>
<b>17</b>	<b>Contents</b> .....	<b>19</b>

---

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

---

© NXP Semiconductors N.V. 2016.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 1 August 2016

Document identifier: 74HC\_HCT109